Logo Search packages:      
Sourcecode: radare2 version File versions  Download package

mips-opc.c

/* mips-opc.c -- MIPS opcode list.
   Copyright 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002
   2003, 2004, 2005, 2007, 2008  Free Software Foundation, Inc.
   Contributed by Ralph Campbell and OSF
   Commented and modified by Ian Lance Taylor, Cygnus Support
   Extended for MIPS32 support by Anders Norlander, and by SiByte, Inc.
   MIPS-3D, MDMX, and MIPS32 Release 2 support added by Broadcom
   Corporation (SiByte).

   This file is part of the GNU opcodes library.

   This library is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3, or (at your option)
   any later version.

   It is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   License for more details.

   You should have received a copy of the GNU General Public License
   along with this file; see the file COPYING.  If not, write to the
   Free Software Foundation, 51 Franklin Street - Fifth Floor, Boston,
   MA 02110-1301, USA.  */

#include <stdio.h>
#include "sysdep.h"
#include "opcode/mips.h"

/* Short hand so the lines aren't too long.  */

#define LDD     INSN_LOAD_MEMORY_DELAY
#define LCD INSN_LOAD_COPROC_DELAY
#define UBD     INSN_UNCOND_BRANCH_DELAY
#define CBD INSN_COND_BRANCH_DELAY
#define COD     INSN_COPROC_MOVE_DELAY
#define CLD INSN_COPROC_MEMORY_DELAY
#define CBL INSN_COND_BRANCH_LIKELY
#define TRAP      INSN_TRAP
#define SM  INSN_STORE_MEMORY

#define WR_d    INSN_WRITE_GPR_D
#define WR_t    INSN_WRITE_GPR_T
#define WR_31   INSN_WRITE_GPR_31
#define WR_D    INSN_WRITE_FPR_D
#define WR_T      INSN_WRITE_FPR_T
#define WR_S      INSN_WRITE_FPR_S
#define RD_s    INSN_READ_GPR_S
#define RD_b    INSN_READ_GPR_S
#define RD_t    INSN_READ_GPR_T
#define RD_S    INSN_READ_FPR_S
#define RD_T    INSN_READ_FPR_T
#define RD_R      INSN_READ_FPR_R
#define WR_CC     INSN_WRITE_COND_CODE
#define RD_CC     INSN_READ_COND_CODE
#define RD_C0   INSN_COP
#define RD_C1     INSN_COP
#define RD_C2   INSN_COP
#define RD_C3   INSN_COP
#define WR_C0   INSN_COP
#define WR_C1     INSN_COP
#define WR_C2   INSN_COP
#define WR_C3   INSN_COP

#define WR_HI     INSN_WRITE_HI
#define RD_HI     INSN_READ_HI
#define MOD_HI  WR_HI|RD_HI

#define WR_LO     INSN_WRITE_LO
#define RD_LO     INSN_READ_LO
#define MOD_LO  WR_LO|RD_LO

#define WR_HILO WR_HI|WR_LO
#define RD_HILO RD_HI|RD_LO
#define MOD_HILO WR_HILO|RD_HILO

#define IS_M    INSN_MULT

#define WR_MACC INSN2_WRITE_MDMX_ACC
#define RD_MACC INSN2_READ_MDMX_ACC

#define I1  INSN_ISA1
#define I2  INSN_ISA2
#define I3  INSN_ISA3
#define I4  INSN_ISA4
#define I5  INSN_ISA5
#define I32 INSN_ISA32
#define I64     INSN_ISA64
#define I33 INSN_ISA32R2
#define I65 INSN_ISA64R2
#define I3_32   INSN_ISA3_32
#define I3_33   INSN_ISA3_32R2
#define I4_32   INSN_ISA4_32
#define I4_33   INSN_ISA4_32R2
#define I5_33   INSN_ISA5_32R2

/* MIPS16 ASE support.  */
#define I16     INSN_MIPS16

/* MIPS64 MIPS-3D ASE support.  */
#define M3D     INSN_MIPS3D

/* MIPS32 SmartMIPS ASE support.  */
#define SMT INSN_SMARTMIPS

/* MIPS64 MDMX ASE support.  */
#define MX      INSN_MDMX

#define IL2E    (INSN_LOONGSON_2E)
#define IL2F    (INSN_LOONGSON_2F)

#define P3  INSN_4650
#define L1  INSN_4010
#define V1  (INSN_4100 | INSN_4111 | INSN_4120)
#define T3      INSN_3900
#define M1  INSN_10000
#define SB1     INSN_SB1
#define N411      INSN_4111
#define N412      INSN_4120
#define N5  (INSN_5400 | INSN_5500)
#define N54 INSN_5400
#define N55 INSN_5500
#define IOCT      INSN_OCTEON

#define G1      (T3             \
                 )

#define G2      (T3             \
                 )

#define G3      (I4             \
                 )

/* MIPS DSP ASE support.
   NOTE:
   1. MIPS DSP ASE includes 4 accumulators ($ac0 - $ac3).  $ac0 is the pair
   of original HI and LO.  $ac1, $ac2 and $ac3 are new registers, and have
   the same structure as $ac0 (HI + LO).  For DSP instructions that write or
   read accumulators (that may be $ac0), we add WR_a (WR_HILO) or RD_a
   (RD_HILO) attributes, such that HILO dependencies are maintained
   conservatively.

   2. For some mul. instructions that use integer registers as destinations
   but destroy HI+LO as side-effect, we add WR_HILO to their attributes.

   3. MIPS DSP ASE includes a new DSP control register, which has 6 fields
   (ccond, outflag, EFI, c, scount, pos).  Many DSP instructions read or write
   certain fields of the DSP control register.  For simplicity, we decide not
   to track dependencies of these fields.
   However, "bposge32" is a branch instruction that depends on the "pos"
   field.  In order to make sure that GAS does not reorder DSP instructions
   that writes the "pos" field and "bposge32", we add DSP_VOLA (INSN_TRAP)
   attribute to those instructions that write the "pos" field.  */

#define WR_a      WR_HILO     /* Write dsp accumulators (reuse WR_HILO)  */
#define RD_a      RD_HILO     /* Read dsp accumulators (reuse RD_HILO)  */
#define MOD_a     WR_a|RD_a
#define DSP_VOLA  INSN_TRAP
#define D32 INSN_DSP
#define D33 INSN_DSPR2
#define D64 INSN_DSP64

/* MIPS MT ASE support.  */
#define MT32      INSN_MT

/* The order of overloaded instructions matters.  Label arguments and
   register arguments look the same. Instructions that can have either
   for arguments must apear in the correct order in this table for the
   assembler to pick the right one. In other words, entries with
   immediate operands must apear after the same instruction with
   registers.

   Because of the lookup algorithm used, entries with the same opcode
   name must be contiguous.
 
   Many instructions are short hand for other instructions (i.e., The
   jal <register> instruction is short for jalr <register>).  */

const struct mips_opcode mips_builtin_opcodes[] =
{
/* These instructions appear first so that the disassembler will find
   them first.  The assemblers uses a hash table based on the
   instruction name anyhow.  */
/* name,    args, match,          mask,   pinfo,            pinfo2,           membership */
{"pref",    "k,o(b)",   0xcc000000, 0xfc000000, RD_b,             0,          I4_32|G3    },
{"prefx",   "h,t(b)",   0x4c00000f, 0xfc0007ff, RD_b|RD_t,        0,          I4_33 },
{"nop",     "",         0x00000000, 0xffffffff, 0,                INSN2_ALIAS,      I1      }, /* sll */
{"ssnop",   "",         0x00000040, 0xffffffff, 0,                INSN2_ALIAS,      I32|N55     }, /* sll */
{"ehb",     "",         0x000000c0, 0xffffffff, 0,                INSN2_ALIAS,      I33   }, /* sll */
{"li",      "t,j",      0x24000000, 0xffe00000, WR_t,             INSN2_ALIAS,      I1    }, /* addiu */
{"li",          "t,i",  0x34000000, 0xffe00000, WR_t,             INSN2_ALIAS,      I1    }, /* ori */
{"li",      "t,I",      0,    (int) M_LI, INSN_MACRO,       0,          I1    },
{"move",    "d,s",      0,    (int) M_MOVE,     INSN_MACRO,       0,          I1    },
{"move",    "d,s",      0x0000002d, 0xfc1f07ff, WR_d|RD_s,        INSN2_ALIAS,      I3    },/* daddu */
{"move",    "d,s",      0x00000021, 0xfc1f07ff, WR_d|RD_s,        INSN2_ALIAS,      I1    },/* addu */
{"move",    "d,s",      0x00000025, 0xfc1f07ff, WR_d|RD_s,        INSN2_ALIAS,      I1    },/* or */
{"b",       "p",  0x10000000, 0xffff0000, UBD,              INSN2_ALIAS,      I1    },/* beq 0,0 */
{"b",       "p",  0x04010000, 0xffff0000, UBD,              INSN2_ALIAS,      I1    },/* bgez 0 */
{"bal",     "p",  0x04110000, 0xffff0000, UBD|WR_31,        INSN2_ALIAS,      I1    },/* bgezal 0*/

{"abs",     "d,v",      0,    (int) M_ABS,      INSN_MACRO,       0,          I1    },
{"abs.s",   "D,V",      0x46000005, 0xffff003f, WR_D|RD_S|FP_S,         0,          I1    },
{"abs.d",   "D,V",      0x46200005, 0xffff003f, WR_D|RD_S|FP_D,         0,          I1    },
{"abs.ps",  "D,V",      0x46c00005, 0xffff003f, WR_D|RD_S|FP_D,         0,          I5_33|IL2F  },
{"abs.ps",  "D,V",      0x45600005, 0xffff003f, WR_D|RD_S|FP_D,         0,          IL2E  },
{"add",     "d,v,t",    0x00000020, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          I1    },
{"add",     "t,r,I",    0,    (int) M_ADD_I,    INSN_MACRO,       0,          I1    },
{"add",     "D,S,T",    0x45c00000, 0xffe0003f, RD_S|RD_T|WR_D|FP_S,    0,    IL2E  },
{"add",     "D,S,T",    0x4b40000c, 0xffe0003f, RD_S|RD_T|WR_D|FP_S,    0,    IL2F  },
{"add.s",   "D,V,T",    0x46000000, 0xffe0003f, WR_D|RD_S|RD_T|FP_S,    0,          I1    },
{"add.d",   "D,V,T",    0x46200000, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,          I1    },
{"add.ob",  "X,Y,Q",    0x7800000b, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX|SB1      },
{"add.ob",  "D,S,T",    0x4ac0000b, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"add.ob",  "D,S,T[e]", 0x4800000b, 0xfe20003f, WR_D|RD_S|RD_T,         0,          N54   },
{"add.ob",  "D,S,k",    0x4bc0000b, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"add.ps",  "D,V,T",    0x46c00000, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,          I5_33|IL2F  },
{"add.ps",  "D,V,T",    0x45600000, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,          IL2E  },
{"add.qh",  "X,Y,Q",    0x7820000b, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX    },
{"adda.ob", "Y,Q",      0x78000037, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,    MX|SB1      },
{"adda.qh", "Y,Q",      0x78200037, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,    MX    },
{"addi",    "t,r,j",    0x20000000, 0xfc000000, WR_t|RD_s,        0,          I1    },
{"addiu",   "t,r,j",    0x24000000, 0xfc000000, WR_t|RD_s,        0,          I1    },
{"addl.ob", "Y,Q",      0x78000437, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,    MX|SB1      },
{"addl.qh", "Y,Q",      0x78200437, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,    MX    },
{"addr.ps", "D,S,T",    0x46c00018, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,          M3D   },
{"addu",    "d,v,t",    0x00000021, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          I1    },
{"addu",    "t,r,I",    0,    (int) M_ADDU_I,   INSN_MACRO,       0,          I1    },
{"addu",    "D,S,T",    0x45800000, 0xffe0003f, RD_S|RD_T|WR_D|FP_S,    0,    IL2E  },
{"addu",    "D,S,T",    0x4b00000c, 0xffe0003f, RD_S|RD_T|WR_D|FP_S,    0,    IL2F  },
{"alni.ob", "X,Y,Z,O",  0x78000018, 0xff00003f, WR_D|RD_S|RD_T|FP_D,    0,          MX|SB1      },
{"alni.ob", "D,S,T,%",  0x48000018, 0xff00003f, WR_D|RD_S|RD_T,   0,          N54   },
{"alni.qh", "X,Y,Z,O",  0x7800001a, 0xff00003f, WR_D|RD_S|RD_T|FP_D,    0,          MX    },
{"alnv.ps", "D,V,T,s",  0x4c00001e, 0xfc00003f, WR_D|RD_S|RD_T|FP_D,    0,          I5_33 },
{"alnv.ob", "X,Y,Z,s",  0x78000019, 0xfc00003f, WR_D|RD_S|RD_T|RD_s|FP_D, 0,        MX|SB1      },
{"alnv.qh", "X,Y,Z,s",  0x7800001b, 0xfc00003f, WR_D|RD_S|RD_T|RD_s|FP_D, 0,        MX    },
{"and",     "d,v,t",    0x00000024, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          I1    },
{"and",     "t,r,I",    0,    (int) M_AND_I,    INSN_MACRO,       0,          I1    },
{"and",     "D,S,T",    0x47c00002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"and",     "D,S,T",    0x4bc00002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"and.ob",  "X,Y,Q",    0x7800000c, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX|SB1      },
{"and.ob",  "D,S,T",    0x4ac0000c, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"and.ob",  "D,S,T[e]", 0x4800000c, 0xfe20003f, WR_D|RD_S|RD_T,         0,          N54   },
{"and.ob",  "D,S,k",    0x4bc0000c, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"and.qh",  "X,Y,Q",    0x7820000c, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX    },
{"andi",    "t,r,i",    0x30000000, 0xfc000000, WR_t|RD_s,        0,          I1    },
/* b is at the top of the table.  */
/* bal is at the top of the table.  */
/* bc0[tf]l? are at the bottom of the table.  */
{"bc1any2f", "N,p",     0x45200000, 0xffe30000, CBD|RD_CC|FP_S,         0,          M3D   },
{"bc1any2t", "N,p",     0x45210000, 0xffe30000, CBD|RD_CC|FP_S,         0,          M3D   },
{"bc1any4f", "N,p",     0x45400000, 0xffe30000, CBD|RD_CC|FP_S,         0,          M3D   },
{"bc1any4t", "N,p",     0x45410000, 0xffe30000, CBD|RD_CC|FP_S,         0,          M3D   },
{"bc1f",    "p",  0x45000000, 0xffff0000, CBD|RD_CC|FP_S,         0,          I1    },
{"bc1f",    "N,p",      0x45000000, 0xffe30000, CBD|RD_CC|FP_S,   0,          I4_32 },
{"bc1fl",   "p",  0x45020000, 0xffff0000, CBL|RD_CC|FP_S,         0,          I2|T3 },
{"bc1fl",   "N,p",      0x45020000, 0xffe30000, CBL|RD_CC|FP_S,   0,          I4_32 },
{"bc1t",    "p",  0x45010000, 0xffff0000, CBD|RD_CC|FP_S,         0,          I1    },
{"bc1t",    "N,p",      0x45010000, 0xffe30000, CBD|RD_CC|FP_S,   0,          I4_32 },
{"bc1tl",   "p",  0x45030000, 0xffff0000, CBL|RD_CC|FP_S,         0,          I2|T3 },
{"bc1tl",   "N,p",      0x45030000, 0xffe30000, CBL|RD_CC|FP_S,   0,          I4_32 },
/* bc2* are at the bottom of the table.  */
/* bc3* are at the bottom of the table.  */
{"beqz",    "s,p",      0x10000000, 0xfc1f0000, CBD|RD_s,         0,          I1    },
{"beqzl",   "s,p",      0x50000000, 0xfc1f0000, CBL|RD_s,         0,          I2|T3 },
{"beq",     "s,t,p",    0x10000000, 0xfc000000, CBD|RD_s|RD_t,          0,          I1    },
{"beq",     "s,I,p",    0,    (int) M_BEQ_I,    INSN_MACRO,       0,          I1    },
{"beql",    "s,t,p",    0x50000000, 0xfc000000, CBL|RD_s|RD_t,          0,          I2|T3 },
{"beql",    "s,I,p",    0,    (int) M_BEQL_I,   INSN_MACRO,       0,          I2|T3 },
{"bge",     "s,t,p",    0,    (int) M_BGE,      INSN_MACRO,       0,          I1    },
{"bge",     "s,I,p",    0,    (int) M_BGE_I,    INSN_MACRO,       0,          I1    },
{"bgel",    "s,t,p",    0,    (int) M_BGEL,     INSN_MACRO,       0,          I2|T3 },
{"bgel",    "s,I,p",    0,    (int) M_BGEL_I,   INSN_MACRO,       0,          I2|T3 },
{"bgeu",    "s,t,p",    0,    (int) M_BGEU,     INSN_MACRO,       0,          I1    },
{"bgeu",    "s,I,p",    0,    (int) M_BGEU_I,   INSN_MACRO,       0,          I1    },
{"bgeul",   "s,t,p",    0,    (int) M_BGEUL,    INSN_MACRO,       0,          I2|T3 },
{"bgeul",   "s,I,p",    0,    (int) M_BGEUL_I,  INSN_MACRO,       0,          I2|T3 },
{"bgez",    "s,p",      0x04010000, 0xfc1f0000, CBD|RD_s,         0,          I1    },
{"bgezl",   "s,p",      0x04030000, 0xfc1f0000, CBL|RD_s,         0,          I2|T3 },
{"bgezal",  "s,p",      0x04110000, 0xfc1f0000, CBD|RD_s|WR_31,         0,          I1    },
{"bgezall", "s,p",      0x04130000, 0xfc1f0000, CBL|RD_s|WR_31,         0,          I2|T3 },
{"bgt",     "s,t,p",    0,    (int) M_BGT,      INSN_MACRO,       0,          I1    },
{"bgt",     "s,I,p",    0,    (int) M_BGT_I,    INSN_MACRO,       0,          I1    },
{"bgtl",    "s,t,p",    0,    (int) M_BGTL,     INSN_MACRO,       0,          I2|T3 },
{"bgtl",    "s,I,p",    0,    (int) M_BGTL_I,   INSN_MACRO,       0,          I2|T3 },
{"bgtu",    "s,t,p",    0,    (int) M_BGTU,     INSN_MACRO,       0,          I1    },
{"bgtu",    "s,I,p",    0,    (int) M_BGTU_I,   INSN_MACRO,       0,          I1    },
{"bgtul",   "s,t,p",    0,    (int) M_BGTUL,    INSN_MACRO,       0,          I2|T3 },
{"bgtul",   "s,I,p",    0,    (int) M_BGTUL_I,  INSN_MACRO,       0,          I2|T3 },
{"bgtz",    "s,p",      0x1c000000, 0xfc1f0000, CBD|RD_s,         0,          I1    },
{"bgtzl",   "s,p",      0x5c000000, 0xfc1f0000, CBL|RD_s,         0,          I2|T3 },
{"ble",     "s,t,p",    0,    (int) M_BLE,      INSN_MACRO,       0,          I1    },
{"ble",     "s,I,p",    0,    (int) M_BLE_I,    INSN_MACRO,       0,          I1    },
{"blel",    "s,t,p",    0,    (int) M_BLEL,     INSN_MACRO,       0,          I2|T3 },
{"blel",    "s,I,p",    0,    (int) M_BLEL_I,   INSN_MACRO,       0,          I2|T3 },
{"bleu",    "s,t,p",    0,    (int) M_BLEU,     INSN_MACRO,       0,          I1    },
{"bleu",    "s,I,p",    0,    (int) M_BLEU_I,   INSN_MACRO,       0,          I1    },
{"bleul",   "s,t,p",    0,    (int) M_BLEUL,    INSN_MACRO,       0,          I2|T3 },
{"bleul",   "s,I,p",    0,    (int) M_BLEUL_I,  INSN_MACRO,       0,          I2|T3 },
{"blez",    "s,p",      0x18000000, 0xfc1f0000, CBD|RD_s,         0,          I1    },
{"blezl",   "s,p",      0x58000000, 0xfc1f0000, CBL|RD_s,         0,          I2|T3 },
{"blt",     "s,t,p",    0,    (int) M_BLT,      INSN_MACRO,       0,          I1    },
{"blt",     "s,I,p",    0,    (int) M_BLT_I,    INSN_MACRO,       0,          I1    },
{"bltl",    "s,t,p",    0,    (int) M_BLTL,     INSN_MACRO,       0,          I2|T3 },
{"bltl",    "s,I,p",    0,    (int) M_BLTL_I,   INSN_MACRO,       0,          I2|T3 },
{"bltu",    "s,t,p",    0,    (int) M_BLTU,     INSN_MACRO,       0,          I1    },
{"bltu",    "s,I,p",    0,    (int) M_BLTU_I,   INSN_MACRO,       0,          I1    },
{"bltul",   "s,t,p",    0,    (int) M_BLTUL,    INSN_MACRO,       0,          I2|T3 },
{"bltul",   "s,I,p",    0,    (int) M_BLTUL_I,  INSN_MACRO,       0,          I2|T3 },
{"bltz",    "s,p",      0x04000000, 0xfc1f0000, CBD|RD_s,         0,          I1    },
{"bltzl",   "s,p",      0x04020000, 0xfc1f0000, CBL|RD_s,         0,          I2|T3 },
{"bltzal",  "s,p",      0x04100000, 0xfc1f0000, CBD|RD_s|WR_31,         0,          I1    },
{"bltzall", "s,p",      0x04120000, 0xfc1f0000, CBL|RD_s|WR_31,         0,          I2|T3 },
{"bnez",    "s,p",      0x14000000, 0xfc1f0000, CBD|RD_s,         0,          I1    },
{"bnezl",   "s,p",      0x54000000, 0xfc1f0000, CBL|RD_s,         0,          I2|T3 },
{"bne",     "s,t,p",    0x14000000, 0xfc000000, CBD|RD_s|RD_t,          0,          I1    },
{"bne",     "s,I,p",    0,    (int) M_BNE_I,    INSN_MACRO,       0,          I1    },
{"bnel",    "s,t,p",    0x54000000, 0xfc000000, CBL|RD_s|RD_t,          0,          I2|T3 },
{"bnel",    "s,I,p",    0,    (int) M_BNEL_I,   INSN_MACRO,       0,          I2|T3 },
{"break",   "",         0x0000000d, 0xffffffff, TRAP,             0,          I1    },
{"break",   "c",  0x0000000d, 0xfc00ffff, TRAP,             0,          I1    },
{"break",   "c,q",      0x0000000d, 0xfc00003f, TRAP,             0,          I1    },
{"c.f.d",   "S,T",      0x46200030, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I1    },
{"c.f.d",   "M,S,T",    0x46200030, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I4_32 },
{"c.f.s",   "S,T",      0x46000030, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,          I1      },
{"c.f.s",   "M,S,T",    0x46000030, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          I4_32 },
{"c.f.ps",  "S,T",      0x46c00030, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33|IL2F  },
{"c.f.ps",  "S,T",      0x45600030, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          IL2E  },
{"c.f.ps",  "M,S,T",    0x46c00030, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33 },
{"c.un.d",  "S,T",      0x46200031, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I1    },
{"c.un.d",  "M,S,T",    0x46200031, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I4_32 },
{"c.un.s",  "S,T",      0x46000031, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,          I1      },
{"c.un.s",  "M,S,T",    0x46000031, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          I4_32 },
{"c.un.ps", "S,T",      0x46c00031, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33|IL2F  },
{"c.un.ps", "S,T",      0x45600031, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          IL2E  },
{"c.un.ps", "M,S,T",    0x46c00031, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33 },
{"c.eq.d",  "S,T",      0x46200032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I1    },
{"c.eq.d",  "M,S,T",    0x46200032, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I4_32 },
{"c.eq.s",  "S,T",      0x46000032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,          I1      },
{"c.eq.s",  "M,S,T",    0x46000032, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          I4_32 },
{"c.eq.ob", "Y,Q",      0x78000001, 0xfc2007ff, WR_CC|RD_S|RD_T|FP_D,   0,          MX|SB1      },
{"c.eq.ob", "S,T",      0x4ac00001, 0xffe007ff, WR_CC|RD_S|RD_T,  0,          N54   },
{"c.eq.ob", "S,T[e]",   0x48000001, 0xfe2007ff, WR_CC|RD_S|RD_T,  0,          N54   },
{"c.eq.ob", "S,k",      0x4bc00001, 0xffe007ff, WR_CC|RD_S|RD_T,  0,          N54   },
{"c.eq.ps", "S,T",      0x46c00032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33|IL2F  },
{"c.eq.ps", "S,T",      0x45600032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          IL2E  },
{"c.eq.ps", "M,S,T",    0x46c00032, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33 },
{"c.eq.qh", "Y,Q",      0x78200001, 0xfc2007ff, WR_CC|RD_S|RD_T|FP_D,   0,          MX    },
{"c.ueq.d", "S,T",      0x46200033, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I1    },
{"c.ueq.d", "M,S,T",    0x46200033, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I4_32 },
{"c.ueq.s", "S,T",      0x46000033, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,          I1      },
{"c.ueq.s", "M,S,T",    0x46000033, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          I4_32 },
{"c.ueq.ps","S,T",      0x46c00033, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33|IL2F  },
{"c.ueq.ps","S,T",      0x45600033, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          IL2E  },
{"c.ueq.ps","M,S,T",    0x46c00033, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33 },
{"c.olt.d", "S,T",      0x46200034, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I1      },
{"c.olt.d", "M,S,T",    0x46200034, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I4_32 },
{"c.olt.s", "S,T",      0x46000034, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,          I1    },
{"c.olt.s", "M,S,T",    0x46000034, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          I4_32 },
{"c.olt.ps","S,T",      0x46c00034, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33|IL2F  },
{"c.olt.ps","S,T",      0x45600034, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          IL2E  },
{"c.olt.ps","M,S,T",    0x46c00034, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33 },
{"c.ult.d", "S,T",      0x46200035, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I1    },
{"c.ult.d", "M,S,T",    0x46200035, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I4_32 },
{"c.ult.s", "S,T",      0x46000035, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,          I1      },
{"c.ult.s", "M,S,T",    0x46000035, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          I4_32 },
{"c.ult.ps","S,T",      0x46c00035, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33|IL2F  },
{"c.ult.ps","S,T",      0x45600035, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          IL2E  },
{"c.ult.ps","M,S,T",    0x46c00035, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33 },
{"c.ole.d", "S,T",      0x46200036, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I1      },
{"c.ole.d", "M,S,T",    0x46200036, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I4_32 },
{"c.ole.s", "S,T",      0x46000036, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,          I1      },
{"c.ole.s", "M,S,T",    0x46000036, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          I4_32 },
{"c.ole.ps","S,T",      0x46c00036, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33|IL2F  },
{"c.ole.ps","S,T",      0x45600036, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          IL2E  },
{"c.ole.ps","M,S,T",    0x46c00036, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33 },
{"c.ule.d", "S,T",      0x46200037, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I1    },
{"c.ule.d", "M,S,T",    0x46200037, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I4_32 },
{"c.ule.s", "S,T",      0x46000037, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,          I1      },
{"c.ule.s", "M,S,T",    0x46000037, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          I4_32 },
{"c.ule.ps","S,T",      0x46c00037, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33|IL2F  },
{"c.ule.ps","S,T",      0x45600037, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          IL2E  },
{"c.ule.ps","M,S,T",    0x46c00037, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33 },
{"c.sf.d",  "S,T",      0x46200038, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I1    },
{"c.sf.d",  "M,S,T",    0x46200038, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I4_32 },
{"c.sf.s",  "S,T",      0x46000038, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,          I1      },
{"c.sf.s",  "M,S,T",    0x46000038, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          I4_32 },
{"c.sf.ps", "S,T",      0x46c00038, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33|IL2F  },
{"c.sf.ps", "S,T",      0x45600038, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          IL2E  },
{"c.sf.ps", "M,S,T",    0x46c00038, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33 },
{"c.ngle.d","S,T",      0x46200039, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I1    },
{"c.ngle.d","M,S,T",    0x46200039, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I4_32 },
{"c.ngle.s","S,T",      0x46000039, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,          I1      },
{"c.ngle.s","M,S,T",    0x46000039, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          I4_32 },
{"c.ngle.ps","S,T",     0x46c00039, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33|IL2F  },
{"c.ngle.ps","S,T",     0x45600039, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          IL2E  },
{"c.ngle.ps","M,S,T",   0x46c00039, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33 },
{"c.seq.d", "S,T",      0x4620003a, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I1    },
{"c.seq.d", "M,S,T",    0x4620003a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I4_32 },
{"c.seq.s", "S,T",      0x4600003a, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,          I1      },
{"c.seq.s", "M,S,T",    0x4600003a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          I4_32 },
{"c.seq.ps","S,T",      0x46c0003a, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33|IL2F  },
{"c.seq.ps","S,T",      0x4560003a, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          IL2E  },
{"c.seq.ps","M,S,T",    0x46c0003a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33 },
{"c.ngl.d", "S,T",      0x4620003b, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I1    },
{"c.ngl.d", "M,S,T",    0x4620003b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I4_32 },
{"c.ngl.s", "S,T",      0x4600003b, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,          I1      },
{"c.ngl.s", "M,S,T",    0x4600003b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          I4_32 },
{"c.ngl.ps","S,T",      0x46c0003b, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33|IL2F  },
{"c.ngl.ps","S,T",      0x4560003b, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          IL2E  },
{"c.ngl.ps","M,S,T",    0x46c0003b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33 },
{"c.lt.d",  "S,T",      0x4620003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I1    },
{"c.lt.d",  "M,S,T",    0x4620003c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I4_32 },
{"c.lt.s",  "S,T",      0x4600003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,          I1    },
{"c.lt.s",  "M,S,T",    0x4600003c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          I4_32 },
{"c.lt.ob", "Y,Q",      0x78000004, 0xfc2007ff, WR_CC|RD_S|RD_T|FP_D,   0,          MX|SB1      },
{"c.lt.ob", "S,T",      0x4ac00004, 0xffe007ff, WR_CC|RD_S|RD_T,  0,          N54   },
{"c.lt.ob", "S,T[e]",   0x48000004, 0xfe2007ff, WR_CC|RD_S|RD_T,  0,          N54   },
{"c.lt.ob", "S,k",      0x4bc00004, 0xffe007ff, WR_CC|RD_S|RD_T,  0,          N54   },
{"c.lt.ps", "S,T",      0x46c0003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33|IL2F  },
{"c.lt.ps", "S,T",      0x4560003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          IL2E  },
{"c.lt.ps", "M,S,T",    0x46c0003c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33 },
{"c.lt.qh", "Y,Q",      0x78200004, 0xfc2007ff, WR_CC|RD_S|RD_T|FP_D,   0,          MX    },
{"c.nge.d", "S,T",      0x4620003d, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I1    },
{"c.nge.d", "M,S,T",    0x4620003d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I4_32 },
{"c.nge.s", "S,T",      0x4600003d, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,          I1      },
{"c.nge.s", "M,S,T",    0x4600003d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          I4_32 },
{"c.nge.ps","S,T",      0x46c0003d, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33|IL2F  },
{"c.nge.ps","S,T",      0x4560003d, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          IL2E  },
{"c.nge.ps","M,S,T",    0x46c0003d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33 },
{"c.le.d",  "S,T",      0x4620003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I1    },
{"c.le.d",  "M,S,T",    0x4620003e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I4_32 },
{"c.le.s",  "S,T",      0x4600003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,          I1    },
{"c.le.s",  "M,S,T",    0x4600003e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          I4_32 },
{"c.le.ob", "Y,Q",      0x78000005, 0xfc2007ff, WR_CC|RD_S|RD_T|FP_D,   0,          MX|SB1      },
{"c.le.ob", "S,T",      0x4ac00005, 0xffe007ff, WR_CC|RD_S|RD_T,  0,          N54   },
{"c.le.ob", "S,T[e]",   0x48000005, 0xfe2007ff, WR_CC|RD_S|RD_T,  0,          N54   },
{"c.le.ob", "S,k",      0x4bc00005, 0xffe007ff, WR_CC|RD_S|RD_T,  0,          N54   },
{"c.le.ps", "S,T",      0x46c0003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33|IL2F  },
{"c.le.ps", "S,T",      0x4560003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          IL2E  },
{"c.le.ps", "M,S,T",    0x46c0003e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33 },
{"c.le.qh", "Y,Q",      0x78200005, 0xfc2007ff, WR_CC|RD_S|RD_T|FP_D,   0,          MX    },
{"c.ngt.d", "S,T",      0x4620003f, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I1    },
{"c.ngt.d", "M,S,T",    0x4620003f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I4_32 },
{"c.ngt.s", "S,T",      0x4600003f, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S,   0,          I1      },
{"c.ngt.s", "M,S,T",    0x4600003f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          I4_32 },
{"c.ngt.ps","S,T",      0x46c0003f, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33|IL2F  },
{"c.ngt.ps","S,T",      0x4560003f, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,          IL2E  },
{"c.ngt.ps","M,S,T",    0x46c0003f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          I5_33 },
{"cabs.eq.d",  "M,S,T", 0x46200072, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.eq.ps", "M,S,T", 0x46c00072, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.eq.s",  "M,S,T", 0x46000072, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          M3D   },
{"cabs.f.d",   "M,S,T", 0x46200070, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.f.ps",  "M,S,T", 0x46c00070, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.f.s",   "M,S,T", 0x46000070, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          M3D   },
{"cabs.le.d",  "M,S,T", 0x4620007e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.le.ps", "M,S,T", 0x46c0007e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.le.s",  "M,S,T", 0x4600007e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          M3D   },
{"cabs.lt.d",  "M,S,T", 0x4620007c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.lt.ps", "M,S,T", 0x46c0007c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.lt.s",  "M,S,T", 0x4600007c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          M3D   },
{"cabs.nge.d", "M,S,T", 0x4620007d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.nge.ps","M,S,T", 0x46c0007d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.nge.s", "M,S,T", 0x4600007d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          M3D   },
{"cabs.ngl.d", "M,S,T", 0x4620007b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.ngl.ps","M,S,T", 0x46c0007b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.ngl.s", "M,S,T", 0x4600007b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          M3D   },
{"cabs.ngle.d","M,S,T", 0x46200079, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.ngle.ps","M,S,T",0x46c00079, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.ngle.s","M,S,T", 0x46000079, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          M3D   },
{"cabs.ngt.d", "M,S,T", 0x4620007f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.ngt.ps","M,S,T", 0x46c0007f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.ngt.s", "M,S,T", 0x4600007f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          M3D   },
{"cabs.ole.d", "M,S,T", 0x46200076, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.ole.ps","M,S,T", 0x46c00076, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.ole.s", "M,S,T", 0x46000076, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          M3D   },
{"cabs.olt.d", "M,S,T", 0x46200074, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.olt.ps","M,S,T", 0x46c00074, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.olt.s", "M,S,T", 0x46000074, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          M3D   },
{"cabs.seq.d", "M,S,T", 0x4620007a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.seq.ps","M,S,T", 0x46c0007a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.seq.s", "M,S,T", 0x4600007a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          M3D   },
{"cabs.sf.d",  "M,S,T", 0x46200078, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.sf.ps", "M,S,T", 0x46c00078, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.sf.s",  "M,S,T", 0x46000078, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          M3D   },
{"cabs.ueq.d", "M,S,T", 0x46200073, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.ueq.ps","M,S,T", 0x46c00073, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.ueq.s", "M,S,T", 0x46000073, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          M3D   },
{"cabs.ule.d", "M,S,T", 0x46200077, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.ule.ps","M,S,T", 0x46c00077, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.ule.s", "M,S,T", 0x46000077, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          M3D   },
{"cabs.ult.d", "M,S,T", 0x46200075, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.ult.ps","M,S,T", 0x46c00075, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.ult.s", "M,S,T", 0x46000075, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          M3D   },
{"cabs.un.d",  "M,S,T", 0x46200071, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.un.ps", "M,S,T", 0x46c00071, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D,   0,          M3D   },
{"cabs.un.s",  "M,S,T", 0x46000071, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S,   0,          M3D   },
/* CW4010 instructions which are aliases for the cache instruction.  */
{"flushi",  "",         0xbc010000, 0xffffffff, 0,                0,          L1    },
{"flushd",  "",         0xbc020000, 0xffffffff, 0,                0,          L1    },
{"flushid", "",         0xbc030000, 0xffffffff, 0,                0,          L1    },
{"wb",          "o(b)", 0xbc040000, 0xfc1f0000, SM|RD_b,          0,          L1    },
{"cache",   "k,o(b)",   0xbc000000, 0xfc000000, RD_b,             0,          I3_32|T3},
{"cache",   "k,A(b)",   0,    (int) M_CACHE_AB, INSN_MACRO,       0,          I3_32|T3},
{"ceil.l.d", "D,S",     0x4620000a, 0xffff003f, WR_D|RD_S|FP_D,         0,          I3_33 },
{"ceil.l.s", "D,S",     0x4600000a, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,          I3_33 },
{"ceil.w.d", "D,S",     0x4620000e, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,          I2    },
{"ceil.w.s", "D,S",     0x4600000e, 0xffff003f, WR_D|RD_S|FP_S,         0,          I2    },
{"cfc0",    "t,G",      0x40400000, 0xffe007ff, LCD|WR_t|RD_C0,         0,          I1    },
{"cfc1",    "t,G",      0x44400000, 0xffe007ff, LCD|WR_t|RD_C1|FP_S,    0,          I1    },
{"cfc1",    "t,S",      0x44400000, 0xffe007ff, LCD|WR_t|RD_C1|FP_S,    0,          I1    },
/* cfc2 is at the bottom of the table.  */
/* cfc3 is at the bottom of the table.  */
{"cftc1",   "d,E",      0x41000023, 0xffe007ff, TRAP|LCD|WR_d|RD_C1|FP_S, 0,        MT32  },
{"cftc1",   "d,T",      0x41000023, 0xffe007ff, TRAP|LCD|WR_d|RD_C1|FP_S, 0,        MT32  },
{"cftc2",   "d,E",      0x41000025, 0xffe007ff, TRAP|LCD|WR_d|RD_C2,    0,          MT32  },
{"clo",     "U,s",      0x70000021, 0xfc0007ff, WR_d|WR_t|RD_s,   0,          I32|N55 },
{"clz",     "U,s",      0x70000020, 0xfc0007ff, WR_d|WR_t|RD_s,   0,          I32|N55 },
{"ctc0",    "t,G",      0x40c00000, 0xffe007ff, COD|RD_t|WR_CC,         0,          I1    },
{"ctc1",    "t,G",      0x44c00000, 0xffe007ff, COD|RD_t|WR_CC|FP_S,    0,          I1    },
{"ctc1",    "t,S",      0x44c00000, 0xffe007ff, COD|RD_t|WR_CC|FP_S,    0,          I1    },
/* ctc2 is at the bottom of the table.  */
/* ctc3 is at the bottom of the table.  */
{"cttc1",   "t,g",      0x41800023, 0xffe007ff, TRAP|COD|RD_t|WR_CC|FP_S, 0,        MT32  },
{"cttc1",   "t,S",      0x41800023, 0xffe007ff, TRAP|COD|RD_t|WR_CC|FP_S, 0,        MT32  },
{"cttc2",   "t,g",      0x41800025, 0xffe007ff, TRAP|COD|RD_t|WR_CC,    0,          MT32  },
{"cvt.d.l", "D,S",      0x46a00021, 0xffff003f, WR_D|RD_S|FP_D,         0,          I3_33 },
{"cvt.d.s", "D,S",      0x46000021, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,          I1    },
{"cvt.d.w", "D,S",      0x46800021, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,          I1    },
{"cvt.l.d", "D,S",      0x46200025, 0xffff003f, WR_D|RD_S|FP_D,         0,          I3_33 },
{"cvt.l.s", "D,S",      0x46000025, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,          I3_33 },
{"cvt.s.l", "D,S",      0x46a00020, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,          I3_33 },
{"cvt.s.d", "D,S",      0x46200020, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,          I1    },
{"cvt.s.w", "D,S",      0x46800020, 0xffff003f, WR_D|RD_S|FP_S,         0,          I1    },
{"cvt.s.pl","D,S",      0x46c00028, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,          I5_33 },
{"cvt.s.pu","D,S",      0x46c00020, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,          I5_33 },
{"cvt.w.d", "D,S",      0x46200024, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,          I1    },
{"cvt.w.s", "D,S",      0x46000024, 0xffff003f, WR_D|RD_S|FP_S,         0,          I1    },
{"cvt.ps.pw", "D,S",    0x46800026, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,          M3D   },
{"cvt.ps.s","D,V,T",    0x46000026, 0xffe0003f, WR_D|RD_S|RD_T|FP_S|FP_D, 0,        I5_33 },
{"cvt.pw.ps", "D,S",    0x46c00024, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,          M3D   },
{"dabs",    "d,v",      0,    (int) M_DABS,     INSN_MACRO,       0,          I3    },
{"dadd",    "d,v,t",    0x0000002c, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          I3    },
{"dadd",    "t,r,I",    0,    (int) M_DADD_I,   INSN_MACRO,       0,          I3    },
{"dadd",    "D,S,T",    0x45e00000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"dadd",    "D,S,T",    0x4b60000c, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"daddi",   "t,r,j",    0x60000000, 0xfc000000, WR_t|RD_s,        0,          I3    },
{"daddiu",  "t,r,j",    0x64000000, 0xfc000000, WR_t|RD_s,        0,          I3    },
{"daddu",   "d,v,t",    0x0000002d, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          I3    },
{"daddu",   "t,r,I",    0,    (int) M_DADDU_I,  INSN_MACRO,       0,          I3    },
{"dbreak",  "",         0x7000003f, 0xffffffff, 0,                0,          N5    },
{"dclo",    "U,s",      0x70000025, 0xfc0007ff, RD_s|WR_d|WR_t,   0,          I64|N55 },
{"dclz",    "U,s",      0x70000024, 0xfc0007ff, RD_s|WR_d|WR_t,   0,          I64|N55 },
/* dctr and dctw are used on the r5000.  */
{"dctr",    "o(b)",     0xbc050000, 0xfc1f0000, RD_b,             0,          I3    },
{"dctw",    "o(b)",     0xbc090000, 0xfc1f0000, RD_b,             0,          I3    },
{"deret",   "",         0x4200001f, 0xffffffff, 0,                0,          I32|G2      },
{"dext",    "t,r,I,+I", 0,    (int) M_DEXT,     INSN_MACRO,       0,          I65   },
{"dext",    "t,r,+A,+C", 0x7c000003, 0xfc00003f, WR_t|RD_s,             0,          I65   },
{"dextm",   "t,r,+A,+G", 0x7c000001, 0xfc00003f, WR_t|RD_s,             0,          I65   },
{"dextu",   "t,r,+E,+H", 0x7c000002, 0xfc00003f, WR_t|RD_s,             0,          I65   },
/* For ddiv, see the comments about div.  */
{"ddiv",    "z,s,t",    0x0000001e, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,          I3      },
{"ddiv",    "d,v,t",    0,    (int) M_DDIV_3,   INSN_MACRO,       0,          I3    },
{"ddiv",    "d,v,I",    0,    (int) M_DDIV_3I,  INSN_MACRO,       0,          I3    },
/* For ddivu, see the comments about div.  */
{"ddivu",   "z,s,t",    0x0000001f, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,          I3      },
{"ddivu",   "d,v,t",    0,    (int) M_DDIVU_3,  INSN_MACRO,       0,          I3    },
{"ddivu",   "d,v,I",    0,    (int) M_DDIVU_3I, INSN_MACRO,       0,          I3    },
{"di",      "",         0x41606000, 0xffffffff, WR_t|WR_C0,       0,          I33   },
{"di",      "t",  0x41606000, 0xffe0ffff, WR_t|WR_C0,       0,          I33   },
{"dins",    "t,r,I,+I", 0,    (int) M_DINS,     INSN_MACRO,       0,          I65   },
{"dins",    "t,r,+A,+B", 0x7c000007, 0xfc00003f, WR_t|RD_s,             0,          I65   },
{"dinsm",   "t,r,+A,+F", 0x7c000005, 0xfc00003f, WR_t|RD_s,             0,          I65   },
{"dinsu",   "t,r,+E,+F", 0x7c000006, 0xfc00003f, WR_t|RD_s,             0,          I65   },
/* The MIPS assembler treats the div opcode with two operands as
   though the first operand appeared twice (the first operand is both
   a source and a destination).  To get the div machine instruction,
   you must use an explicit destination of $0.  */
{"div",     "z,s,t",    0x0000001a, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,          I1      },
{"div",     "z,t",      0x0000001a, 0xffe0ffff, RD_s|RD_t|WR_HILO,      0,          I1      },
{"div",     "d,v,t",    0,    (int) M_DIV_3,    INSN_MACRO,       0,          I1    },
{"div",     "d,v,I",    0,    (int) M_DIV_3I,   INSN_MACRO,       0,          I1    },
{"div.d",   "D,V,T",    0x46200003, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,          I1    },
{"div.s",   "D,V,T",    0x46000003, 0xffe0003f, WR_D|RD_S|RD_T|FP_S,    0,          I1    },
{"div.ps",  "D,V,T",    0x46c00003, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,          SB1   },
/* For divu, see the comments about div.  */
{"divu",    "z,s,t",    0x0000001b, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,          I1      },
{"divu",    "z,t",      0x0000001b, 0xffe0ffff, RD_s|RD_t|WR_HILO,      0,          I1      },
{"divu",    "d,v,t",    0,    (int) M_DIVU_3,   INSN_MACRO,       0,          I1    },
{"divu",    "d,v,I",    0,    (int) M_DIVU_3I,  INSN_MACRO,       0,          I1    },
{"dla",     "t,A(b)",   0,    (int) M_DLA_AB,   INSN_MACRO,       0,          I3    },
{"dlca",    "t,A(b)",   0,    (int) M_DLCA_AB,  INSN_MACRO,       0,          I3    },
{"dli",     "t,j",      0x24000000, 0xffe00000, WR_t,             0,          I3    }, /* addiu */
{"dli",         "t,i",  0x34000000, 0xffe00000, WR_t,             0,          I3    }, /* ori */
{"dli",     "t,I",      0,    (int) M_DLI,      INSN_MACRO,       0,          I3    },
{"dmacc",   "d,s,t",    0x00000029, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d,   0,          N412  },
{"dmacchi", "d,s,t",    0x00000229, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d,   0,          N412  },
{"dmacchis", "d,s,t",   0x00000629, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d,   0,          N412  },
{"dmacchiu", "d,s,t",   0x00000269, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d,   0,          N412  },
{"dmacchius", "d,s,t",  0x00000669, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d,   0,          N412  },
{"dmaccs",  "d,s,t",    0x00000429, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d,   0,          N412  },
{"dmaccu",  "d,s,t",    0x00000069, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d,   0,          N412  },
{"dmaccus", "d,s,t",    0x00000469, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d,   0,          N412  },
{"dmadd16", "s,t",      0x00000029, 0xfc00ffff, RD_s|RD_t|MOD_LO,       0,          N411    },
{"dmfc0",   "t,G",      0x40200000, 0xffe007ff, LCD|WR_t|RD_C0,         0,          I3    },
{"dmfc0",   "t,+D",     0x40200000, 0xffe007f8, LCD|WR_t|RD_C0,   0,          I64     },
{"dmfc0",   "t,G,H",    0x40200000, 0xffe007f8, LCD|WR_t|RD_C0,   0,          I64     },
{"dmt",     "",         0x41600bc1, 0xffffffff, TRAP,             0,          MT32  },
{"dmt",     "t",  0x41600bc1, 0xffe0ffff, TRAP|WR_t,        0,          MT32  },
{"dmtc0",   "t,G",      0x40a00000, 0xffe007ff, COD|RD_t|WR_C0|WR_CC,   0,          I3    },
{"dmtc0",   "t,+D",     0x40a00000, 0xffe007f8, COD|RD_t|WR_C0|WR_CC,   0,          I64     },
{"dmtc0",   "t,G,H",    0x40a00000, 0xffe007f8, COD|RD_t|WR_C0|WR_CC,   0,          I64     },
{"dmfc1",   "t,S",      0x44200000, 0xffe007ff, LCD|WR_t|RD_S|FP_D,     0,          I3    },
{"dmfc1",   "t,G",      0x44200000, 0xffe007ff, LCD|WR_t|RD_S|FP_D,     0,          I3      },
{"dmtc1",   "t,S",      0x44a00000, 0xffe007ff, COD|RD_t|WR_S|FP_D,     0,          I3    },
{"dmtc1",   "t,G",      0x44a00000, 0xffe007ff, COD|RD_t|WR_S|FP_D,     0,          I3      },
/* dmfc2 is at the bottom of the table.  */
/* dmtc2 is at the bottom of the table.  */
/* dmfc3 is at the bottom of the table.  */
/* dmtc3 is at the bottom of the table.  */
{"dmul",    "d,v,t",    0,    (int) M_DMUL,     INSN_MACRO,       0,          I3    },
{"dmul",    "d,v,I",    0,    (int) M_DMUL_I,   INSN_MACRO,       0,          I3    },
{"dmulo",   "d,v,t",    0,    (int) M_DMULO,    INSN_MACRO,       0,          I3    },
{"dmulo",   "d,v,I",    0,    (int) M_DMULO_I,  INSN_MACRO,       0,          I3    },
{"dmulou",  "d,v,t",    0,    (int) M_DMULOU,   INSN_MACRO,       0,          I3    },
{"dmulou",  "d,v,I",    0,    (int) M_DMULOU_I, INSN_MACRO,       0,          I3    },
{"dmult",   "s,t",      0x0000001c, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,          I3    },
{"dmultu",  "s,t",      0x0000001d, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,          I3    },
{"dneg",    "d,w",      0x0000002e, 0xffe007ff, WR_d|RD_t,        0,          I3    }, /* dsub 0 */
{"dnegu",   "d,w",      0x0000002f, 0xffe007ff, WR_d|RD_t,        0,          I3    }, /* dsubu 0*/
{"drem",    "z,s,t",    0x0000001e, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,          I3      },
{"drem",    "d,v,t",    3,    (int) M_DREM_3,   INSN_MACRO,       0,          I3    },
{"drem",    "d,v,I",    3,    (int) M_DREM_3I,  INSN_MACRO,       0,          I3    },
{"dremu",   "z,s,t",    0x0000001f, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,          I3      },
{"dremu",   "d,v,t",    3,    (int) M_DREMU_3,  INSN_MACRO,       0,          I3    },
{"dremu",   "d,v,I",    3,    (int) M_DREMU_3I, INSN_MACRO,       0,          I3    },
{"dret",    "",         0x7000003e, 0xffffffff, 0,                0,          N5    },
{"drol",    "d,v,t",    0,    (int) M_DROL,     INSN_MACRO,       0,          I3    },
{"drol",    "d,v,I",    0,    (int) M_DROL_I,   INSN_MACRO,       0,          I3    },
{"dror",    "d,v,t",    0,    (int) M_DROR,     INSN_MACRO,       0,          I3    },
{"dror",    "d,v,I",    0,    (int) M_DROR_I,   INSN_MACRO,       0,          I3    },
{"dror",    "d,w,<",    0x0020003a, 0xffe0003f, WR_d|RD_t,        0,          N5|I65      },
{"drorv",   "d,t,s",    0x00000056, 0xfc0007ff, RD_t|RD_s|WR_d,         0,          N5|I65      },
{"dror32",  "d,w,<",    0x0020003e, 0xffe0003f, WR_d|RD_t,        0,          N5|I65      },
{"drotl",   "d,v,t",    0,    (int) M_DROL,     INSN_MACRO,       0,          I65   },
{"drotl",   "d,v,I",    0,    (int) M_DROL_I,   INSN_MACRO,       0,          I65   },
{"drotr",   "d,v,t",    0,    (int) M_DROR,     INSN_MACRO,       0,          I65   },
{"drotr",   "d,v,I",    0,    (int) M_DROR_I,   INSN_MACRO,       0,          I65   },
{"drotrv",  "d,t,s",    0x00000056, 0xfc0007ff, RD_t|RD_s|WR_d,         0,          I65   },
{"drotr32", "d,w,<",    0x0020003e, 0xffe0003f, WR_d|RD_t,        0,          I65   },
{"dsbh",    "d,w",      0x7c0000a4, 0xffe007ff, WR_d|RD_t,        0,          I65   },
{"dshd",    "d,w",      0x7c000164, 0xffe007ff, WR_d|RD_t,        0,          I65   },
{"dsllv",   "d,t,s",    0x00000014, 0xfc0007ff, WR_d|RD_t|RD_s,         0,          I3    },
{"dsll32",  "d,w,<",    0x0000003c, 0xffe0003f, WR_d|RD_t,        0,          I3    },
{"dsll",    "d,w,s",    0x00000014, 0xfc0007ff, WR_d|RD_t|RD_s,         0,          I3    }, /* dsllv */
{"dsll",    "d,w,>",    0x0000003c, 0xffe0003f, WR_d|RD_t,        0,          I3    }, /* dsll32 */
{"dsll",    "d,w,<",    0x00000038, 0xffe0003f, WR_d|RD_t,        0,          I3    },
{"dsll",    "D,S,T",    0x45a00002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"dsll",    "D,S,T",    0x4b20000e, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"dsrav",   "d,t,s",    0x00000017, 0xfc0007ff, WR_d|RD_t|RD_s,         0,          I3    },
{"dsra32",  "d,w,<",    0x0000003f, 0xffe0003f, WR_d|RD_t,        0,          I3    },
{"dsra",    "d,w,s",    0x00000017, 0xfc0007ff, WR_d|RD_t|RD_s,         0,          I3    }, /* dsrav */
{"dsra",    "d,w,>",    0x0000003f, 0xffe0003f, WR_d|RD_t,        0,          I3    }, /* dsra32 */
{"dsra",    "d,w,<",    0x0000003b, 0xffe0003f, WR_d|RD_t,        0,          I3    },
{"dsra",    "D,S,T",    0x45e00003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"dsra",    "D,S,T",    0x4b60000f, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"dsrlv",   "d,t,s",    0x00000016, 0xfc0007ff, WR_d|RD_t|RD_s,         0,          I3    },
{"dsrl32",  "d,w,<",    0x0000003e, 0xffe0003f, WR_d|RD_t,        0,          I3    },
{"dsrl",    "d,w,s",    0x00000016, 0xfc0007ff, WR_d|RD_t|RD_s,         0,          I3    }, /* dsrlv */
{"dsrl",    "d,w,>",    0x0000003e, 0xffe0003f, WR_d|RD_t,        0,          I3    }, /* dsrl32 */
{"dsrl",    "d,w,<",    0x0000003a, 0xffe0003f, WR_d|RD_t,        0,          I3    },
{"dsrl",    "D,S,T",    0x45a00003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"dsrl",    "D,S,T",    0x4b20000f, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"dsub",    "d,v,t",    0x0000002e, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          I3    },
{"dsub",    "d,v,I",    0,    (int) M_DSUB_I,   INSN_MACRO,       0,          I3    },
{"dsub",    "D,S,T",    0x45e00001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"dsub",    "D,S,T",    0x4b60000d, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"dsubu",   "d,v,t",    0x0000002f, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          I3    },
{"dsubu",   "d,v,I",    0,    (int) M_DSUBU_I,  INSN_MACRO,       0,          I3    },
{"dvpe",    "",         0x41600001, 0xffffffff, TRAP,             0,          MT32  },
{"dvpe",    "t",  0x41600001, 0xffe0ffff, TRAP|WR_t,        0,          MT32  },
{"ei",      "",         0x41606020, 0xffffffff, WR_t|WR_C0,       0,          I33   },
{"ei",      "t",  0x41606020, 0xffe0ffff, WR_t|WR_C0,       0,          I33   },
{"emt",     "",         0x41600be1, 0xffffffff, TRAP,             0,          MT32  },
{"emt",     "t",  0x41600be1, 0xffe0ffff, TRAP|WR_t,        0,          MT32  },
{"eret",    "",         0x42000018, 0xffffffff, 0,                0,          I3_32 },
{"evpe",    "",         0x41600021, 0xffffffff, TRAP,             0,          MT32  },
{"evpe",    "t",  0x41600021, 0xffe0ffff, TRAP|WR_t,        0,          MT32  },
{"ext",     "t,r,+A,+C", 0x7c000000, 0xfc00003f, WR_t|RD_s,             0,          I33   },
{"floor.l.d", "D,S",    0x4620000b, 0xffff003f, WR_D|RD_S|FP_D,         0,          I3_33 },
{"floor.l.s", "D,S",    0x4600000b, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,          I3_33 },
{"floor.w.d", "D,S",    0x4620000f, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,          I2    },
{"floor.w.s", "D,S",    0x4600000f, 0xffff003f, WR_D|RD_S|FP_S,         0,          I2    },
{"hibernate","",        0x42000023, 0xffffffff, 0,                0,          V1    },
{"ins",     "t,r,+A,+B", 0x7c000004, 0xfc00003f, WR_t|RD_s,             0,          I33   },
{"jr",      "s",  0x00000008, 0xfc1fffff, UBD|RD_s,         0,          I1    },
/* jr.hb is officially MIPS{32,64}R2, but it works on R1 as jr with
   the same hazard barrier effect.  */
{"jr.hb",   "s",  0x00000408, 0xfc1fffff, UBD|RD_s,         0,          I32   },
{"j",       "s",  0x00000008, 0xfc1fffff, UBD|RD_s,         0,          I1    }, /* jr */
/* SVR4 PIC code requires special handling for j, so it must be a
   macro.  */
{"j",     "a",    0,     (int) M_J_A,     INSN_MACRO,       0,          I1    },
/* This form of j is used by the disassembler and internally by the
   assembler, but will never match user input (because the line above
   will match first).  */
{"j",       "a",  0x08000000, 0xfc000000, UBD,              0,          I1    },
{"jalr",    "s",  0x0000f809, 0xfc1fffff, UBD|RD_s|WR_d,          0,          I1    },
{"jalr",    "d,s",      0x00000009, 0xfc1f07ff, UBD|RD_s|WR_d,          0,          I1    },
/* jalr.hb is officially MIPS{32,64}R2, but it works on R1 as jalr
   with the same hazard barrier effect.  */
{"jalr.hb", "s",  0x0000fc09, 0xfc1fffff, UBD|RD_s|WR_d,          0,          I32   },
{"jalr.hb", "d,s",      0x00000409, 0xfc1f07ff, UBD|RD_s|WR_d,          0,          I32   },
/* SVR4 PIC code requires special handling for jal, so it must be a
   macro.  */
{"jal",     "d,s",      0,     (int) M_JAL_2,   INSN_MACRO,       0,          I1    },
{"jal",     "s",  0,     (int) M_JAL_1,   INSN_MACRO,       0,          I1    },
{"jal",     "a",  0,     (int) M_JAL_A,   INSN_MACRO,       0,          I1    },
/* This form of jal is used by the disassembler and internally by the
   assembler, but will never match user input (because the line above
   will match first).  */
{"jal",     "a",  0x0c000000, 0xfc000000, UBD|WR_31,        0,          I1    },
{"jalx",    "a",  0x74000000, 0xfc000000, UBD|WR_31,        0,          I16     },
{"la",      "t,A(b)",   0,    (int) M_LA_AB,    INSN_MACRO,       0,          I1    },
{"lb",      "t,o(b)",   0x80000000, 0xfc000000, LDD|RD_b|WR_t,          0,          I1    },
{"lb",      "t,A(b)",   0,    (int) M_LB_AB,    INSN_MACRO,       0,          I1    },
{"lbu",     "t,o(b)",   0x90000000, 0xfc000000, LDD|RD_b|WR_t,          0,          I1    },
{"lbu",     "t,A(b)",   0,    (int) M_LBU_AB,   INSN_MACRO,       0,          I1    },
{"lca",     "t,A(b)",   0,    (int) M_LCA_AB,   INSN_MACRO,       0,          I1    },
{"ld",          "t,o(b)",   0xdc000000, 0xfc000000, WR_t|RD_b,          0,          I3    },
{"ld",      "t,o(b)",   0,    (int) M_LD_OB,    INSN_MACRO,       0,          I1    },
{"ld",      "t,A(b)",   0,    (int) M_LD_AB,    INSN_MACRO,       0,          I1    },
{"ldc1",    "T,o(b)",   0xd4000000, 0xfc000000, CLD|RD_b|WR_T|FP_D,     0,          I2    },
{"ldc1",    "E,o(b)",   0xd4000000, 0xfc000000, CLD|RD_b|WR_T|FP_D,     0,          I2    },
{"ldc1",    "T,A(b)",   0,    (int) M_LDC1_AB,  INSN_MACRO,       0,          I2    },
{"ldc1",    "E,A(b)",   0,    (int) M_LDC1_AB,  INSN_MACRO,       0,          I2    },
{"l.d",     "T,o(b)",   0xd4000000, 0xfc000000, CLD|RD_b|WR_T|FP_D,     0,          I2    }, /* ldc1 */
{"l.d",     "T,o(b)",   0,    (int) M_L_DOB,    INSN_MACRO,       0,          I1    },
{"l.d",     "T,A(b)",   0,    (int) M_L_DAB,    INSN_MACRO,       0,          I1    },
{"ldc2",    "E,o(b)",   0xd8000000, 0xfc000000, CLD|RD_b|WR_CC,         0,          I2    },
{"ldc2",    "E,A(b)",   0,    (int) M_LDC2_AB,  INSN_MACRO,       0,          I2    },
{"ldc3",    "E,o(b)",   0xdc000000, 0xfc000000, CLD|RD_b|WR_CC,         0,          I2    },
{"ldc3",    "E,A(b)",   0,    (int) M_LDC3_AB,  INSN_MACRO,       0,          I2    },
{"ldl",         "t,o(b)",     0x68000000, 0xfc000000, LDD|WR_t|RD_b,          0,          I3    },
{"ldl",         "t,A(b)",     0,    (int) M_LDL_AB,   INSN_MACRO,       0,          I3    },
{"ldr",         "t,o(b)",     0x6c000000, 0xfc000000, LDD|WR_t|RD_b,          0,          I3    },
{"ldr",     "t,A(b)",   0,    (int) M_LDR_AB,   INSN_MACRO,       0,          I3    },
{"ldxc1",   "D,t(b)",   0x4c000001, 0xfc00f83f, LDD|WR_D|RD_t|RD_b|FP_D, 0,         I4_33 },
{"lh",      "t,o(b)",   0x84000000, 0xfc000000, LDD|RD_b|WR_t,          0,          I1    },
{"lh",      "t,A(b)",   0,    (int) M_LH_AB,    INSN_MACRO,       0,          I1    },
{"lhu",     "t,o(b)",   0x94000000, 0xfc000000, LDD|RD_b|WR_t,          0,          I1    },
{"lhu",     "t,A(b)",   0,    (int) M_LHU_AB,   INSN_MACRO,       0,          I1    },
/* li is at the start of the table.  */
{"li.d",    "t,F",      0,    (int) M_LI_D,     INSN_MACRO,       0,          I1    },
{"li.d",    "T,L",      0,    (int) M_LI_DD,    INSN_MACRO,       0,          I1    },
{"li.s",    "t,f",      0,    (int) M_LI_S,     INSN_MACRO,       0,          I1    },
{"li.s",    "T,l",      0,    (int) M_LI_SS,    INSN_MACRO,       0,          I1    },
{"ll",          "t,o(b)",     0xc0000000, 0xfc000000, LDD|RD_b|WR_t,          0,          I2    },
{"ll",          "t,A(b)",     0,    (int) M_LL_AB,    INSN_MACRO,       0,          I2    },
{"lld",         "t,o(b)",     0xd0000000, 0xfc000000, LDD|RD_b|WR_t,          0,          I3    },
{"lld",     "t,A(b)",   0,    (int) M_LLD_AB,   INSN_MACRO,       0,          I3    },
{"lui",     "t,u",      0x3c000000, 0xffe00000, WR_t,             0,          I1    },
{"luxc1",   "D,t(b)",   0x4c000005, 0xfc00f83f, LDD|WR_D|RD_t|RD_b|FP_D, 0,         I5_33|N55},
{"lw",      "t,o(b)",   0x8c000000, 0xfc000000, LDD|RD_b|WR_t,          0,          I1    },
{"lw",      "t,A(b)",   0,    (int) M_LW_AB,    INSN_MACRO,       0,          I1    },
{"lwc0",    "E,o(b)",   0xc0000000, 0xfc000000, CLD|RD_b|WR_CC,         0,          I1    },
{"lwc0",    "E,A(b)",   0,    (int) M_LWC0_AB,  INSN_MACRO,       0,          I1    },
{"lwc1",    "T,o(b)",   0xc4000000, 0xfc000000, CLD|RD_b|WR_T|FP_S,     0,          I1    },
{"lwc1",    "E,o(b)",   0xc4000000, 0xfc000000, CLD|RD_b|WR_T|FP_S,     0,          I1    },
{"lwc1",    "T,A(b)",   0,    (int) M_LWC1_AB,  INSN_MACRO,       0,          I1    },
{"lwc1",    "E,A(b)",   0,    (int) M_LWC1_AB,  INSN_MACRO,       0,          I1    },
{"l.s",     "T,o(b)",   0xc4000000, 0xfc000000, CLD|RD_b|WR_T|FP_S,     0,          I1    }, /* lwc1 */
{"l.s",     "T,A(b)",   0,    (int) M_LWC1_AB,  INSN_MACRO,       0,          I1    },
{"lwc2",    "E,o(b)",   0xc8000000, 0xfc000000, CLD|RD_b|WR_CC,         0,          I1    },
{"lwc2",    "E,A(b)",   0,    (int) M_LWC2_AB,  INSN_MACRO,       0,          I1    },
{"lwc3",    "E,o(b)",   0xcc000000, 0xfc000000, CLD|RD_b|WR_CC,         0,          I1    },
{"lwc3",    "E,A(b)",   0,    (int) M_LWC3_AB,  INSN_MACRO,       0,          I1    },
{"lwl",     "t,o(b)",   0x88000000, 0xfc000000, LDD|RD_b|WR_t,          0,          I1    },
{"lwl",     "t,A(b)",   0,    (int) M_LWL_AB,   INSN_MACRO,       0,          I1    },
{"lcache",  "t,o(b)",   0x88000000, 0xfc000000, LDD|RD_b|WR_t,          0,          I2    }, /* same */
{"lcache",  "t,A(b)",   0,    (int) M_LWL_AB,   INSN_MACRO,       0,          I2    }, /* as lwl */
{"lwr",     "t,o(b)",   0x98000000, 0xfc000000, LDD|RD_b|WR_t,          0,          I1    },
{"lwr",     "t,A(b)",   0,    (int) M_LWR_AB,   INSN_MACRO,       0,          I1    },
{"flush",   "t,o(b)",   0x98000000, 0xfc000000, LDD|RD_b|WR_t,          0,          I2    }, /* same */
{"flush",   "t,A(b)",   0,    (int) M_LWR_AB,   INSN_MACRO,       0,          I2    }, /* as lwr */
{"fork",    "d,s,t",    0x7c000008, 0xfc0007ff, TRAP|WR_d|RD_s|RD_t,    0,          MT32  },
{"lwu",     "t,o(b)",   0x9c000000, 0xfc000000, LDD|RD_b|WR_t,          0,          I3    },
{"lwu",     "t,A(b)",   0,    (int) M_LWU_AB,   INSN_MACRO,       0,          I3    },
{"lwxc1",   "D,t(b)",   0x4c000000, 0xfc00f83f, LDD|WR_D|RD_t|RD_b|FP_S, 0,         I4_33 },
{"lwxs",    "d,t(b)",   0x70000088, 0xfc0007ff, LDD|RD_b|RD_t|WR_d,     0,          SMT   },
{"macc",    "d,s,t",    0x00000028, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N412    },
{"macc",    "d,s,t",    0x00000158, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N5      },
{"maccs",   "d,s,t",    0x00000428, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N412    },
{"macchi",  "d,s,t",    0x00000228, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N412    },
{"macchi",  "d,s,t",    0x00000358, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N5      },
{"macchis", "d,s,t",    0x00000628, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N412    },
{"macchiu", "d,s,t",    0x00000268, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N412    },
{"macchiu", "d,s,t",    0x00000359, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N5      },
{"macchius","d,s,t",    0x00000668, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N412    },
{"maccu",   "d,s,t",    0x00000068, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N412    },
{"maccu",   "d,s,t",    0x00000159, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N5      },
{"maccus",  "d,s,t",    0x00000468, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N412    },
{"mad",     "s,t",      0x70000000, 0xfc00ffff, RD_s|RD_t|MOD_HILO,     0,          P3      },
{"madu",    "s,t",      0x70000001, 0xfc00ffff, RD_s|RD_t|MOD_HILO,     0,          P3      },
{"madd.d",  "D,R,S,T",  0x4c000021, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D,    0,           I4_33 },
{"madd.d",  "D,S,T",    0x46200018, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"madd.d",  "D,S,T",    0x72200018, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"madd.s",  "D,R,S,T",  0x4c000020, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S,    0,           I4_33 },
{"madd.s",  "D,S,T",    0x46000018, 0xffe0003f, RD_S|RD_T|WR_D|FP_S,    0,    IL2E  },
{"madd.s",  "D,S,T",    0x72000018, 0xffe0003f, RD_S|RD_T|WR_D|FP_S,    0,    IL2F  },
{"madd.ps", "D,R,S,T",  0x4c000026, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D,    0,           I5_33 },
{"madd.ps", "D,S,T",    0x45600018, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"madd.ps", "D,S,T",    0x71600018, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"madd",    "s,t",      0x0000001c, 0xfc00ffff, RD_s|RD_t|WR_HILO,           0,           L1    },
{"madd",    "s,t",      0x70000000, 0xfc00ffff, RD_s|RD_t|MOD_HILO,          0,           I32|N55     },
{"madd",    "s,t",      0x70000000, 0xfc00ffff, RD_s|RD_t|WR_HILO|IS_M,      0,           G1    },
{"madd",    "7,s,t",    0x70000000, 0xfc00e7ff, MOD_a|RD_s|RD_t,             0,         D33     },
{"madd",    "d,s,t",    0x70000000, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d|IS_M, 0,           G1    },
{"maddp",   "s,t",      0x70000441, 0xfc00ffff, RD_s|RD_t|MOD_HILO,          0,           SMT   },
{"maddu",   "s,t",      0x0000001d, 0xfc00ffff, RD_s|RD_t|WR_HILO,           0,           L1    },
{"maddu",   "s,t",      0x70000001, 0xfc00ffff, RD_s|RD_t|MOD_HILO,          0,           I32|N55     },
{"maddu",   "s,t",      0x70000001, 0xfc00ffff, RD_s|RD_t|WR_HILO|IS_M,      0,           G1    },
{"maddu",   "7,s,t",    0x70000001, 0xfc00e7ff, MOD_a|RD_s|RD_t,             0,         D33     },
{"maddu",   "d,s,t",    0x70000001, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d|IS_M, 0,           G1    },
{"madd16",  "s,t",      0x00000028, 0xfc00ffff, RD_s|RD_t|MOD_HILO,     0,          N411    },
{"max.ob",  "X,Y,Q",    0x78000007, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX|SB1      },
{"max.ob",  "D,S,T",    0x4ac00007, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"max.ob",  "D,S,T[e]", 0x48000007, 0xfe20003f, WR_D|RD_S|RD_T,         0,          N54   },
{"max.ob",  "D,S,k",    0x4bc00007, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"max.qh",  "X,Y,Q",    0x78200007, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX    },
{"mfpc",    "t,P",      0x4000c801, 0xffe0ffc1, LCD|WR_t|RD_C0,         0,          M1|N5 },
{"mfps",    "t,P",      0x4000c800, 0xffe0ffc1, LCD|WR_t|RD_C0,         0,          M1|N5 },
{"mftacx",  "d",  0x41020021, 0xffff07ff, TRAP|WR_d|RD_a,         0,          MT32  },
{"mftacx",  "d,*",      0x41020021, 0xfff307ff, TRAP|WR_d|RD_a,         0,          MT32  },
{"mftc0",   "d,+t",     0x41000000, 0xffe007ff, TRAP|LCD|WR_d|RD_C0,    0,          MT32  },
{"mftc0",   "d,+T",     0x41000000, 0xffe007f8, TRAP|LCD|WR_d|RD_C0,    0,          MT32  },
{"mftc0",   "d,E,H",    0x41000000, 0xffe007f8, TRAP|LCD|WR_d|RD_C0,    0,          MT32  },
{"mftc1",   "d,T",      0x41000022, 0xffe007ff, TRAP|LCD|WR_d|RD_T|FP_S, 0,         MT32  },
{"mftc1",   "d,E",      0x41000022, 0xffe007ff, TRAP|LCD|WR_d|RD_T|FP_S, 0,         MT32  },
{"mftc2",   "d,E",      0x41000024, 0xffe007ff, TRAP|LCD|WR_d|RD_C2,    0,          MT32  },
{"mftdsp",  "d",  0x41100021, 0xffff07ff, TRAP|WR_d,        0,          MT32  },
{"mftgpr",  "d,t",      0x41000020, 0xffe007ff, TRAP|WR_d|RD_t,         0,          MT32  },
{"mfthc1",  "d,T",      0x41000032, 0xffe007ff, TRAP|LCD|WR_d|RD_T|FP_D, 0,         MT32  },
{"mfthc1",  "d,E",      0x41000032, 0xffe007ff, TRAP|LCD|WR_d|RD_T|FP_D, 0,         MT32  },
{"mfthc2",  "d,E",      0x41000034, 0xffe007ff, TRAP|LCD|WR_d|RD_C2,    0,          MT32  },
{"mfthi",   "d",  0x41010021, 0xffff07ff, TRAP|WR_d|RD_a,         0,          MT32  },
{"mfthi",   "d,*",      0x41010021, 0xfff307ff, TRAP|WR_d|RD_a,         0,          MT32  },
{"mftlo",   "d",  0x41000021, 0xffff07ff, TRAP|WR_d|RD_a,         0,          MT32  },
{"mftlo",   "d,*",      0x41000021, 0xfff307ff, TRAP|WR_d|RD_a,         0,          MT32  },
{"mftr",    "d,t,!,H,$", 0x41000000, 0xffe007c8, TRAP|WR_d,       0,          MT32  },
{"mfc0",    "t,G",      0x40000000, 0xffe007ff, LCD|WR_t|RD_C0,         0,          I1    },
{"mfc0",    "t,+D",     0x40000000, 0xffe007f8, LCD|WR_t|RD_C0,   0,          I32     },
{"mfc0",    "t,G,H",    0x40000000, 0xffe007f8, LCD|WR_t|RD_C0,   0,          I32     },
{"mfc1",    "t,S",      0x44000000, 0xffe007ff, LCD|WR_t|RD_S|FP_S,     0,          I1    },
{"mfc1",    "t,G",      0x44000000, 0xffe007ff, LCD|WR_t|RD_S|FP_S,     0,          I1    },
{"mfhc1",   "t,S",      0x44600000, 0xffe007ff, LCD|WR_t|RD_S|FP_D,     0,          I33   },
{"mfhc1",   "t,G",      0x44600000, 0xffe007ff, LCD|WR_t|RD_S|FP_D,     0,          I33   },
/* mfc2 is at the bottom of the table.  */
/* mfhc2 is at the bottom of the table.  */
/* mfc3 is at the bottom of the table.  */
{"mfdr",    "t,G",      0x7000003d, 0xffe007ff, LCD|WR_t|RD_C0,         0,          N5      },
{"mfhi",    "d",  0x00000010, 0xffff07ff, WR_d|RD_HI,       0,          I1    },
{"mfhi",    "d,9",      0x00000010, 0xff9f07ff, WR_d|RD_HI,       0,          D32   },
{"mflo",    "d",  0x00000012, 0xffff07ff, WR_d|RD_LO,       0,          I1    },
{"mflo",    "d,9",      0x00000012, 0xff9f07ff, WR_d|RD_LO,       0,          D32   },
{"mflhxu",  "d",  0x00000052, 0xffff07ff, WR_d|MOD_HILO,          0,          SMT   },
{"min.ob",  "X,Y,Q",    0x78000006, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX|SB1      },
{"min.ob",  "D,S,T",    0x4ac00006, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"min.ob",  "D,S,T[e]", 0x48000006, 0xfe20003f, WR_D|RD_S|RD_T,         0,          N54   },
{"min.ob",  "D,S,k",    0x4bc00006, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"min.qh",  "X,Y,Q",    0x78200006, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX    },
{"mov.d",   "D,S",      0x46200006, 0xffff003f, WR_D|RD_S|FP_D,         0,          I1    },
{"mov.s",   "D,S",      0x46000006, 0xffff003f, WR_D|RD_S|FP_S,         0,          I1    },
{"mov.ps",  "D,S",      0x46c00006, 0xffff003f, WR_D|RD_S|FP_D,         0,          I5_33|IL2F  },
{"mov.ps",  "D,S",      0x45600006, 0xffff003f, WR_D|RD_S|FP_D,         0,          IL2E  },
{"movf",    "d,s,N",    0x00000001, 0xfc0307ff, WR_d|RD_s|RD_CC|FP_S|FP_D, 0,       I4_32  },
{"movf.d",  "D,S,N",    0x46200011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D,   0,          I4_32 },
{"movf.l",  "D,S,N",    0x46a00011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D,   0,          MX|SB1      },
{"movf.l",  "X,Y,N",    0x46a00011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D,   0,          MX|SB1      },
{"movf.s",  "D,S,N",    0x46000011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_S,   0,          I4_32 },
{"movf.ps", "D,S,N",    0x46c00011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D,   0,          I5_33 },
{"movn",    "d,v,t",    0x0000000b, 0xfc0007ff, WR_d|RD_s|RD_t,   0,          I4_32|IL2E|IL2F   },
{"movnz",   "d,v,t",    0x0000000b, 0xfc0007ff, WR_d|RD_s|RD_t,   0,          IL2E|IL2F   },
{"ffc",     "d,v",      0x0000000b, 0xfc1f07ff, WR_d|RD_s,        0,          L1    },
{"movn.d",  "D,S,t",    0x46200013, 0xffe0003f, WR_D|RD_S|RD_t|FP_D,    0,          I4_32 },
{"movn.l",  "D,S,t",    0x46a00013, 0xffe0003f, WR_D|RD_S|RD_t|FP_D,    0,          MX|SB1      },
{"movn.l",  "X,Y,t",    0x46a00013, 0xffe0003f, WR_D|RD_S|RD_t|FP_D,    0,          MX|SB1      },
{"movn.s",  "D,S,t",    0x46000013, 0xffe0003f, WR_D|RD_S|RD_t|FP_S,    0,          I4_32 },
{"movn.ps", "D,S,t",    0x46c00013, 0xffe0003f, WR_D|RD_S|RD_t|FP_D,    0,          I5_33 },
{"movt",    "d,s,N",    0x00010001, 0xfc0307ff, WR_d|RD_s|RD_CC|FP_S|FP_D, 0,       I4_32 },
{"movt.d",  "D,S,N",    0x46210011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D,   0,          I4_32 },
{"movt.l",  "D,S,N",    0x46a10011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D,   0,          MX|SB1      },
{"movt.l",  "X,Y,N",    0x46a10011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D,   0,          MX|SB1      },
{"movt.s",  "D,S,N",    0x46010011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_S,   0,          I4_32 },
{"movt.ps", "D,S,N",    0x46c10011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D,   0,          I5_33 },
{"movz",    "d,v,t",    0x0000000a, 0xfc0007ff, WR_d|RD_s|RD_t,   0,          I4_32|IL2E|IL2F   },
{"ffs",     "d,v",      0x0000000a, 0xfc1f07ff, WR_d|RD_s,        0,          L1    },
{"movz.d",  "D,S,t",    0x46200012, 0xffe0003f, WR_D|RD_S|RD_t|FP_D,    0,          I4_32 },
{"movz.l",  "D,S,t",    0x46a00012, 0xffe0003f, WR_D|RD_S|RD_t|FP_D,    0,          MX|SB1      },
{"movz.l",  "X,Y,t",    0x46a00012, 0xffe0003f, WR_D|RD_S|RD_t|FP_D,    0,          MX|SB1      },
{"movz.s",  "D,S,t",    0x46000012, 0xffe0003f, WR_D|RD_S|RD_t|FP_S,    0,          I4_32 },
{"movz.ps", "D,S,t",    0x46c00012, 0xffe0003f, WR_D|RD_S|RD_t|FP_D,    0,          I5_33 },
{"msac",    "d,s,t",    0x000001d8, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N5    },
{"msacu",   "d,s,t",    0x000001d9, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N5    },
{"msachi",  "d,s,t",    0x000003d8, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N5    },
{"msachiu", "d,s,t",    0x000003d9, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N5    },
/* move is at the top of the table.  */
{"msgn.qh", "X,Y,Q",    0x78200000, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX    },
{"msub.d",  "D,R,S,T",  0x4c000029, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0,        I4_33 },
{"msub.d",  "D,S,T",    0x46200019, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"msub.d",  "D,S,T",    0x72200019, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"msub.s",  "D,R,S,T",  0x4c000028, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, 0,        I4_33 },
{"msub.s",  "D,S,T",    0x46000019, 0xffe0003f, RD_S|RD_T|WR_D|FP_S,    0,    IL2E  },
{"msub.s",  "D,S,T",    0x72000019, 0xffe0003f, RD_S|RD_T|WR_D|FP_S,    0,    IL2F  },
{"msub.ps", "D,R,S,T",  0x4c00002e, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0,        I5_33 },
{"msub.ps", "D,S,T",    0x45600019, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"msub.ps", "D,S,T",    0x71600019, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"msub",    "s,t",      0x0000001e, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,          L1          },
{"msub",    "s,t",      0x70000004, 0xfc00ffff, RD_s|RD_t|MOD_HILO,     0,          I32|N55 },
{"msub",    "7,s,t",    0x70000004, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,              D33     },
{"msubu",   "s,t",      0x0000001f, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,          L1    },
{"msubu",   "s,t",      0x70000005, 0xfc00ffff, RD_s|RD_t|MOD_HILO,     0,          I32|N55     },
{"msubu",   "7,s,t",    0x70000005, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,              D33     },
{"mtpc",    "t,P",      0x4080c801, 0xffe0ffc1, COD|RD_t|WR_C0,         0,          M1|N5 },
{"mtps",    "t,P",      0x4080c800, 0xffe0ffc1, COD|RD_t|WR_C0,         0,          M1|N5 },
{"mtc0",    "t,G",      0x40800000, 0xffe007ff, COD|RD_t|WR_C0|WR_CC,   0,          I1    },
{"mtc0",    "t,+D",     0x40800000, 0xffe007f8, COD|RD_t|WR_C0|WR_CC,   0,          I32     },
{"mtc0",    "t,G,H",    0x40800000, 0xffe007f8, COD|RD_t|WR_C0|WR_CC,   0,          I32     },
{"mtc1",    "t,S",      0x44800000, 0xffe007ff, COD|RD_t|WR_S|FP_S,     0,          I1    },
{"mtc1",    "t,G",      0x44800000, 0xffe007ff, COD|RD_t|WR_S|FP_S,     0,          I1    },
{"mthc1",   "t,S",      0x44e00000, 0xffe007ff, COD|RD_t|WR_S|FP_D,     0,          I33   },
{"mthc1",   "t,G",      0x44e00000, 0xffe007ff, COD|RD_t|WR_S|FP_D,     0,          I33   },
/* mtc2 is at the bottom of the table.  */
/* mthc2 is at the bottom of the table.  */
/* mtc3 is at the bottom of the table.  */
{"mtdr",    "t,G",      0x7080003d, 0xffe007ff, COD|RD_t|WR_C0,         0,          N5    },
{"mthi",    "s",  0x00000011, 0xfc1fffff, RD_s|WR_HI,       0,          I1    },
{"mthi",    "s,7",      0x00000011, 0xfc1fe7ff, RD_s|WR_HI,       0,          D32   },
{"mtlo",    "s",  0x00000013, 0xfc1fffff, RD_s|WR_LO,       0,          I1    },
{"mtlo",    "s,7",      0x00000013, 0xfc1fe7ff, RD_s|WR_LO,       0,          D32   },
{"mtlhx",   "s",  0x00000053, 0xfc1fffff, RD_s|MOD_HILO,          0,          SMT   },
{"mttc0",   "t,G",      0x41800000, 0xffe007ff, TRAP|COD|RD_t|WR_C0|WR_CC, 0,       MT32  },
{"mttc0",   "t,+D",     0x41800000, 0xffe007f8, TRAP|COD|RD_t|WR_C0|WR_CC, 0,       MT32  },
{"mttc0",   "t,G,H",    0x41800000, 0xffe007f8, TRAP|COD|RD_t|WR_C0|WR_CC, 0,       MT32  },
{"mttc1",   "t,S",      0x41800022, 0xffe007ff, TRAP|COD|RD_t|WR_S|FP_S, 0,         MT32  },
{"mttc1",   "t,G",      0x41800022, 0xffe007ff, TRAP|COD|RD_t|WR_S|FP_S, 0,         MT32  },
{"mttc2",   "t,g",      0x41800024, 0xffe007ff, TRAP|COD|RD_t|WR_C2|WR_CC, 0,       MT32  },
{"mttacx",  "t",  0x41801021, 0xffe0ffff, TRAP|WR_a|RD_t,         0,          MT32  },
{"mttacx",  "t,&",      0x41801021, 0xffe09fff, TRAP|WR_a|RD_t,         0,          MT32  },
{"mttdsp",  "t",  0x41808021, 0xffe0ffff, TRAP|RD_t,        0,          MT32  },
{"mttgpr",  "t,d",      0x41800020, 0xffe007ff, TRAP|WR_d|RD_t,         0,          MT32  },
{"mtthc1",  "t,S",      0x41800032, 0xffe007ff, TRAP|COD|RD_t|WR_S|FP_D, 0,         MT32  },
{"mtthc1",  "t,G",      0x41800032, 0xffe007ff, TRAP|COD|RD_t|WR_S|FP_D, 0,         MT32  },
{"mtthc2",  "t,g",      0x41800034, 0xffe007ff, TRAP|COD|RD_t|WR_C2|WR_CC, 0,       MT32  },
{"mtthi",   "t",  0x41800821, 0xffe0ffff, TRAP|WR_a|RD_t,         0,          MT32  },
{"mtthi",   "t,&",      0x41800821, 0xffe09fff, TRAP|WR_a|RD_t,         0,          MT32  },
{"mttlo",   "t",  0x41800021, 0xffe0ffff, TRAP|WR_a|RD_t,         0,          MT32  },
{"mttlo",   "t,&",      0x41800021, 0xffe09fff, TRAP|WR_a|RD_t,         0,          MT32  },
{"mttr",    "t,d,!,H,$", 0x41800000, 0xffe007c8, TRAP|RD_t,       0,          MT32  },
{"mul.d",   "D,V,T",    0x46200002, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,          I1    },
{"mul.s",   "D,V,T",    0x46000002, 0xffe0003f, WR_D|RD_S|RD_T|FP_S,    0,          I1    },
{"mul.ob",  "X,Y,Q",    0x78000030, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX|SB1      },
{"mul.ob",  "D,S,T",    0x4ac00030, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"mul.ob",  "D,S,T[e]", 0x48000030, 0xfe20003f, WR_D|RD_S|RD_T,         0,          N54   },
{"mul.ob",  "D,S,k",    0x4bc00030, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"mul.ps",  "D,V,T",    0x46c00002, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,          I5_33|IL2F  },
{"mul.ps",  "D,V,T",    0x45600002, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,          IL2E  },
{"mul.qh",  "X,Y,Q",    0x78200030, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX    },
{"mul",     "d,v,t",    0x70000002, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,          I32|P3|N55},
{"mul",     "d,s,t",    0x00000058, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N54   },
{"mul",     "d,v,t",    0,    (int) M_MUL,      INSN_MACRO,       0,          I1    },
{"mul",     "d,v,I",    0,    (int) M_MUL_I,    INSN_MACRO,       0,          I1    },
{"mula.ob", "Y,Q",      0x78000033, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,    MX|SB1      },
{"mula.ob", "S,T",      0x4ac00033, 0xffe007ff, WR_CC|RD_S|RD_T,  0,          N54   },
{"mula.ob", "S,T[e]",   0x48000033, 0xfe2007ff, WR_CC|RD_S|RD_T,  0,          N54   },
{"mula.ob", "S,k",      0x4bc00033, 0xffe007ff, WR_CC|RD_S|RD_T,  0,          N54   },
{"mula.qh", "Y,Q",      0x78200033, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,    MX    },
{"mulhi",   "d,s,t",    0x00000258, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N5    },
{"mulhiu",  "d,s,t",    0x00000259, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N5    },
{"mull.ob", "Y,Q",      0x78000433, 0xfc2007ff, RD_S|RD_T|FP_D,   WR_MACC,    MX|SB1      },
{"mull.ob", "S,T",      0x4ac00433, 0xffe007ff, WR_CC|RD_S|RD_T,  0,          N54   },
{"mull.ob", "S,T[e]",   0x48000433, 0xfe2007ff, WR_CC|RD_S|RD_T,  0,          N54   },
{"mull.ob", "S,k",      0x4bc00433, 0xffe007ff, WR_CC|RD_S|RD_T,  0,          N54   },
{"mull.qh", "Y,Q",      0x78200433, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,    MX    },
{"mulo",    "d,v,t",    0,    (int) M_MULO,     INSN_MACRO,       0,          I1    },
{"mulo",    "d,v,I",    0,    (int) M_MULO_I,   INSN_MACRO,       0,          I1    },
{"mulou",   "d,v,t",    0,    (int) M_MULOU,    INSN_MACRO,       0,          I1    },
{"mulou",   "d,v,I",    0,    (int) M_MULOU_I,  INSN_MACRO,       0,          I1    },
{"mulr.ps", "D,S,T",    0x46c0001a, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,          M3D   },
{"muls",    "d,s,t",    0x000000d8, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N5    },
{"mulsu",   "d,s,t",    0x000000d9, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N5    },
{"mulshi",  "d,s,t",    0x000002d8, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N5    },
{"mulshiu", "d,s,t",    0x000002d9, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N5    },
{"muls.ob", "Y,Q",      0x78000032, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,    MX|SB1      },
{"muls.ob", "S,T",      0x4ac00032, 0xffe007ff, WR_CC|RD_S|RD_T,  0,          N54   },
{"muls.ob", "S,T[e]",   0x48000032, 0xfe2007ff, WR_CC|RD_S|RD_T,  0,          N54   },
{"muls.ob", "S,k",      0x4bc00032, 0xffe007ff, WR_CC|RD_S|RD_T,  0,          N54   },
{"muls.qh", "Y,Q",      0x78200032, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,    MX    },
{"mulsl.ob", "Y,Q",     0x78000432, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,    MX|SB1      },
{"mulsl.ob", "S,T",     0x4ac00432, 0xffe007ff, WR_CC|RD_S|RD_T,  0,          N54   },
{"mulsl.ob", "S,T[e]",  0x48000432, 0xfe2007ff, WR_CC|RD_S|RD_T,  0,          N54   },
{"mulsl.ob", "S,k",     0x4bc00432, 0xffe007ff, WR_CC|RD_S|RD_T,  0,          N54   },
{"mulsl.qh", "Y,Q",     0x78200432, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,    MX    },
{"mult",    "s,t",      0x00000018, 0xfc00ffff, RD_s|RD_t|WR_HILO|IS_M, 0,          I1    },
{"mult",    "7,s,t",    0x00000018, 0xfc00e7ff, WR_a|RD_s|RD_t,         0,              D33     },
{"mult",    "d,s,t",    0x00000018, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d|IS_M, 0,           G1    },
{"multp",   "s,t",      0x00000459, 0xfc00ffff, RD_s|RD_t|MOD_HILO,     0,          SMT   },
{"multu",   "s,t",      0x00000019, 0xfc00ffff, RD_s|RD_t|WR_HILO|IS_M, 0,          I1    },
{"multu",   "7,s,t",    0x00000019, 0xfc00e7ff, WR_a|RD_s|RD_t,         0,              D33     },
{"multu",   "d,s,t",    0x00000019, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d|IS_M, 0,           G1    },
{"mulu",    "d,s,t",    0x00000059, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0,          N5    },
{"neg",     "d,w",      0x00000022, 0xffe007ff, WR_d|RD_t,        0,          I1    }, /* sub 0 */
{"negu",    "d,w",      0x00000023, 0xffe007ff, WR_d|RD_t,        0,          I1    }, /* subu 0 */
{"neg.d",   "D,V",      0x46200007, 0xffff003f, WR_D|RD_S|FP_D,         0,          I1    },
{"neg.s",   "D,V",      0x46000007, 0xffff003f, WR_D|RD_S|FP_S,         0,          I1    },
{"neg.ps",  "D,V",      0x46c00007, 0xffff003f, WR_D|RD_S|FP_D,         0,          I5_33|IL2F  },
{"neg.ps",  "D,V",      0x45600007, 0xffff003f, WR_D|RD_S|FP_D,         0,          IL2E  },
{"nmadd.d", "D,R,S,T",  0x4c000031, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0,        I4_33 },
{"nmadd.d", "D,S,T",    0x4620001a, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"nmadd.d", "D,S,T",    0x7220001a, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"nmadd.s", "D,R,S,T",  0x4c000030, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, 0,        I4_33 },
{"nmadd.s", "D,S,T",    0x4600001a, 0xffe0003f, RD_S|RD_T|WR_D|FP_S,    0,    IL2E  },
{"nmadd.s", "D,S,T",    0x7200001a, 0xffe0003f, RD_S|RD_T|WR_D|FP_S,    0,    IL2F  },
{"nmadd.ps","D,R,S,T",  0x4c000036, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0,        I5_33 },
{"nmadd.ps",      "D,S,T",    0x4560001a, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"nmadd.ps",      "D,S,T",    0x7160001a, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"nmsub.d", "D,R,S,T",  0x4c000039, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0,        I4_33 },
{"nmsub.d", "D,S,T",    0x4620001b, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"nmsub.d", "D,S,T",    0x7220001b, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"nmsub.s", "D,R,S,T",  0x4c000038, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, 0,        I4_33 },
{"nmsub.s", "D,S,T",    0x4600001b, 0xffe0003f, RD_S|RD_T|WR_D|FP_S,    0,    IL2E  },
{"nmsub.s", "D,S,T",    0x7200001b, 0xffe0003f, RD_S|RD_T|WR_D|FP_S,    0,    IL2F  },
{"nmsub.ps","D,R,S,T",  0x4c00003e, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0,        I5_33 },
{"nmsub.ps",      "D,S,T",    0x4560001b, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"nmsub.ps",      "D,S,T",    0x7160001b, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
/* nop is at the start of the table.  */
{"nor",     "d,v,t",    0x00000027, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          I1    },
{"nor",     "t,r,I",    0,    (int) M_NOR_I,    INSN_MACRO,       0,          I1    },
{"nor",     "D,S,T",    0x47a00002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"nor",     "D,S,T",    0x4ba00002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"nor.ob",  "X,Y,Q",    0x7800000f, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX|SB1      },
{"nor.ob",  "D,S,T",    0x4ac0000f, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"nor.ob",  "D,S,T[e]", 0x4800000f, 0xfe20003f, WR_D|RD_S|RD_T,         0,          N54   },
{"nor.ob",  "D,S,k",    0x4bc0000f, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"nor.qh",  "X,Y,Q",    0x7820000f, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX    },
{"not",     "d,v",      0x00000027, 0xfc1f07ff, WR_d|RD_s|RD_t,         0,          I1    },/*nor d,s,0*/
{"or",      "d,v,t",    0x00000025, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          I1    },
{"or",      "t,r,I",    0,    (int) M_OR_I,     INSN_MACRO,       0,          I1    },
{"or",      "D,S,T",    0x45a00000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"or",      "D,S,T",    0x4b20000c, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"or.ob",   "X,Y,Q",    0x7800000e, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX|SB1      },
{"or.ob",   "D,S,T",    0x4ac0000e, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"or.ob",   "D,S,T[e]", 0x4800000e, 0xfe20003f, WR_D|RD_S|RD_T,         0,          N54   },
{"or.ob",   "D,S,k",    0x4bc0000e, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"or.qh",   "X,Y,Q",    0x7820000e, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX    },
{"ori",     "t,r,i",    0x34000000, 0xfc000000, WR_t|RD_s,        0,          I1    },
{"pabsdiff.ob", "X,Y,Q",0x78000009, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          SB1   },
{"pabsdiffc.ob", "Y,Q", 0x78000035, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,    SB1   },
{"pavg.ob", "X,Y,Q",    0x78000008, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          SB1   },
{"pickf.ob", "X,Y,Q",   0x78000002, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX|SB1      },
{"pickf.ob", "D,S,T",   0x4ac00002, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"pickf.ob", "D,S,T[e]",0x48000002, 0xfe20003f, WR_D|RD_S|RD_T,         0,          N54   },
{"pickf.ob", "D,S,k",   0x4bc00002, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"pickf.qh", "X,Y,Q",   0x78200002, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX    },
{"pickt.ob", "X,Y,Q",   0x78000003, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX|SB1      },
{"pickt.ob", "D,S,T",   0x4ac00003, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"pickt.ob", "D,S,T[e]",0x48000003, 0xfe20003f, WR_D|RD_S|RD_T,         0,          N54   },
{"pickt.ob", "D,S,k",   0x4bc00003, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"pickt.qh", "X,Y,Q",   0x78200003, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX    },
{"pll.ps",  "D,V,T",    0x46c0002c, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,          I5_33 },
{"plu.ps",  "D,V,T",    0x46c0002d, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,          I5_33 },
  /* pref and prefx are at the start of the table.  */
{"pul.ps",  "D,V,T",    0x46c0002e, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,          I5_33 },
{"puu.ps",  "D,V,T",    0x46c0002f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,          I5_33 },
{"pperm",   "s,t",      0x70000481, 0xfc00ffff, MOD_HILO|RD_s|RD_t,     0,          SMT   },
{"rach.ob", "X",  0x7a00003f, 0xfffff83f, WR_D|FP_D,        RD_MACC,    MX|SB1      },
{"rach.ob", "D",  0x4a00003f, 0xfffff83f, WR_D,             0,          N54   },
{"rach.qh", "X",  0x7a20003f, 0xfffff83f, WR_D|FP_D,        RD_MACC,    MX    },
{"racl.ob", "X",  0x7800003f, 0xfffff83f, WR_D|FP_D,        RD_MACC,    MX|SB1      },
{"racl.ob", "D",  0x4800003f, 0xfffff83f, WR_D,             0,          N54   },
{"racl.qh", "X",  0x7820003f, 0xfffff83f, WR_D|FP_D,        RD_MACC,    MX    },
{"racm.ob", "X",  0x7900003f, 0xfffff83f, WR_D|FP_D,        RD_MACC,    MX|SB1      },
{"racm.ob", "D",  0x4900003f, 0xfffff83f, WR_D,             0,          N54   },
{"racm.qh", "X",  0x7920003f, 0xfffff83f, WR_D|FP_D,        RD_MACC,    MX    },
{"recip.d", "D,S",      0x46200015, 0xffff003f, WR_D|RD_S|FP_D,         0,          I4_33 },
{"recip.ps","D,S",      0x46c00015, 0xffff003f, WR_D|RD_S|FP_D,         0,          SB1   },
{"recip.s", "D,S",      0x46000015, 0xffff003f, WR_D|RD_S|FP_S,         0,          I4_33 },
{"recip1.d",  "D,S",    0x4620001d, 0xffff003f, WR_D|RD_S|FP_D,         0,          M3D   },
{"recip1.ps", "D,S",    0x46c0001d, 0xffff003f, WR_D|RD_S|FP_S,         0,          M3D   },
{"recip1.s",  "D,S",    0x4600001d, 0xffff003f, WR_D|RD_S|FP_S,         0,          M3D   },
{"recip2.d",  "D,S,T",  0x4620001c, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,          M3D   },
{"recip2.ps", "D,S,T",  0x46c0001c, 0xffe0003f, WR_D|RD_S|RD_T|FP_S,    0,          M3D   },
{"recip2.s",  "D,S,T",  0x4600001c, 0xffe0003f, WR_D|RD_S|RD_T|FP_S,    0,          M3D   },
{"rem",     "z,s,t",    0x0000001a, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,          I1    },
{"rem",     "d,v,t",    0,    (int) M_REM_3,    INSN_MACRO,       0,          I1    },
{"rem",     "d,v,I",    0,    (int) M_REM_3I,   INSN_MACRO,       0,          I1    },
{"remu",    "z,s,t",    0x0000001b, 0xfc00ffff, RD_s|RD_t|WR_HILO,      0,          I1    },
{"remu",    "d,v,t",    0,    (int) M_REMU_3,   INSN_MACRO,       0,          I1    },
{"remu",    "d,v,I",    0,    (int) M_REMU_3I,  INSN_MACRO,       0,          I1    },
{"rdhwr",   "t,K",      0x7c00003b, 0xffe007ff, WR_t,             0,          I33   },
{"rdpgpr",  "d,w",      0x41400000, 0xffe007ff, WR_d,             0,          I33   },
{"rfe",     "",         0x42000010, 0xffffffff, 0,                0,          I1|T3 },
{"rnas.qh", "X,Q",      0x78200025, 0xfc20f83f, WR_D|RD_T|FP_D,         RD_MACC,    MX    },
{"rnau.ob", "X,Q",      0x78000021, 0xfc20f83f, WR_D|RD_T|FP_D,         RD_MACC,    MX|SB1      },
{"rnau.qh", "X,Q",      0x78200021, 0xfc20f83f, WR_D|RD_T|FP_D,         RD_MACC,    MX    },
{"rnes.qh", "X,Q",      0x78200026, 0xfc20f83f, WR_D|RD_T|FP_D,         RD_MACC,    MX    },
{"rneu.ob", "X,Q",      0x78000022, 0xfc20f83f, WR_D|RD_T|FP_D,         RD_MACC,    MX|SB1      },
{"rneu.qh", "X,Q",      0x78200022, 0xfc20f83f, WR_D|RD_T|FP_D,         RD_MACC,    MX    },
{"rol",     "d,v,t",    0,    (int) M_ROL,      INSN_MACRO,       0,          I1    },
{"rol",     "d,v,I",    0,    (int) M_ROL_I,    INSN_MACRO,       0,          I1    },
{"ror",     "d,v,t",    0,    (int) M_ROR,      INSN_MACRO,       0,          I1    },
{"ror",     "d,v,I",    0,    (int) M_ROR_I,    INSN_MACRO,       0,          I1    },
{"ror",         "d,w,<",      0x00200002, 0xffe0003f, WR_d|RD_t,        0,          N5|I33|SMT },
{"rorv",    "d,t,s",    0x00000046, 0xfc0007ff, RD_t|RD_s|WR_d,         0,          N5|I33|SMT },
{"rotl",    "d,v,t",    0,    (int) M_ROL,      INSN_MACRO,       0,          I33|SMT     },
{"rotl",    "d,v,I",    0,    (int) M_ROL_I,    INSN_MACRO,       0,          I33|SMT     },
{"rotr",    "d,v,t",    0,    (int) M_ROR,      INSN_MACRO,       0,          I33|SMT     },
{"rotr",    "d,v,I",    0,    (int) M_ROR_I,    INSN_MACRO,       0,          I33|SMT     },
{"rotrv",   "d,t,s",    0x00000046, 0xfc0007ff, RD_t|RD_s|WR_d,         0,          I33|SMT     },
{"round.l.d", "D,S",    0x46200008, 0xffff003f, WR_D|RD_S|FP_D,         0,          I3_33 },
{"round.l.s", "D,S",    0x46000008, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,          I3_33 },
{"round.w.d", "D,S",    0x4620000c, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,          I2    },
{"round.w.s", "D,S",    0x4600000c, 0xffff003f, WR_D|RD_S|FP_S,         0,          I2    },
{"rsqrt.d", "D,S",      0x46200016, 0xffff003f, WR_D|RD_S|FP_D,         0,          I4_33 },
{"rsqrt.ps","D,S",      0x46c00016, 0xffff003f, WR_D|RD_S|FP_D,         0,          SB1   },
{"rsqrt.s", "D,S",      0x46000016, 0xffff003f, WR_D|RD_S|FP_S,         0,          I4_33 },
{"rsqrt1.d",  "D,S",    0x4620001e, 0xffff003f, WR_D|RD_S|FP_D,         0,          M3D   },
{"rsqrt1.ps", "D,S",    0x46c0001e, 0xffff003f, WR_D|RD_S|FP_S,         0,          M3D   },
{"rsqrt1.s",  "D,S",    0x4600001e, 0xffff003f, WR_D|RD_S|FP_S,         0,          M3D   },
{"rsqrt2.d",  "D,S,T",  0x4620001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,          M3D   },
{"rsqrt2.ps", "D,S,T",  0x46c0001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_S,    0,          M3D   },
{"rsqrt2.s",  "D,S,T",  0x4600001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_S,    0,          M3D   },
{"rzs.qh",  "X,Q",      0x78200024, 0xfc20f83f, WR_D|RD_T|FP_D,         RD_MACC,    MX    },
{"rzu.ob",  "X,Q",      0x78000020, 0xfc20f83f, WR_D|RD_T|FP_D,         RD_MACC,    MX|SB1      },
{"rzu.ob",  "D,k",      0x4bc00020, 0xffe0f83f, WR_D|RD_S|RD_T,         0,          N54   },
{"rzu.qh",  "X,Q",      0x78200020, 0xfc20f83f, WR_D|RD_T|FP_D,         RD_MACC,    MX    },
{"sb",      "t,o(b)",   0xa0000000, 0xfc000000, SM|RD_t|RD_b,           0,          I1    },
{"sb",      "t,A(b)",   0,    (int) M_SB_AB,    INSN_MACRO,       0,          I1    },
{"sc",          "t,o(b)",     0xe0000000, 0xfc000000, SM|RD_t|WR_t|RD_b,      0,          I2    },
{"sc",          "t,A(b)",     0,    (int) M_SC_AB,    INSN_MACRO,       0,          I2    },
{"scd",         "t,o(b)",     0xf0000000, 0xfc000000, SM|RD_t|WR_t|RD_b,      0,          I3    },
{"scd",         "t,A(b)",     0,    (int) M_SCD_AB,   INSN_MACRO,       0,          I3    },
{"sd",          "t,o(b)",     0xfc000000, 0xfc000000, SM|RD_t|RD_b,           0,          I3    },
{"sd",      "t,o(b)",   0,    (int) M_SD_OB,    INSN_MACRO,       0,          I1    },
{"sd",      "t,A(b)",   0,    (int) M_SD_AB,    INSN_MACRO,       0,          I1    },
{"sdbbp",   "",         0x0000000e, 0xffffffff, TRAP,             0,          G2    },
{"sdbbp",   "c",  0x0000000e, 0xfc00ffff, TRAP,             0,          G2    },
{"sdbbp",   "c,q",      0x0000000e, 0xfc00003f, TRAP,             0,          G2    },
{"sdbbp",   "",         0x7000003f, 0xffffffff, TRAP,             0,          I32     },
{"sdbbp",   "B",        0x7000003f, 0xfc00003f, TRAP,             0,          I32     },
{"sdc1",    "T,o(b)",   0xf4000000, 0xfc000000, SM|RD_T|RD_b|FP_D,      0,          I2    },
{"sdc1",    "E,o(b)",   0xf4000000, 0xfc000000, SM|RD_T|RD_b|FP_D,      0,          I2    },
{"sdc1",    "T,A(b)",   0,    (int) M_SDC1_AB,  INSN_MACRO,       0,          I2    },
{"sdc1",    "E,A(b)",   0,    (int) M_SDC1_AB,  INSN_MACRO,       0,          I2    },
{"sdc2",    "E,o(b)",   0xf8000000, 0xfc000000, SM|RD_C2|RD_b,          0,          I2    },
{"sdc2",    "E,A(b)",   0,    (int) M_SDC2_AB,  INSN_MACRO,       0,          I2    },
{"sdc3",    "E,o(b)",   0xfc000000, 0xfc000000, SM|RD_C3|RD_b,          0,          I2    },
{"sdc3",    "E,A(b)",   0,    (int) M_SDC3_AB,  INSN_MACRO,       0,          I2    },
{"s.d",     "T,o(b)",   0xf4000000, 0xfc000000, SM|RD_T|RD_b|FP_D,      0,          I2    },
{"s.d",     "T,o(b)",   0,    (int) M_S_DOB,    INSN_MACRO,       0,          I1    },
{"s.d",     "T,A(b)",   0,    (int) M_S_DAB,    INSN_MACRO,       0,          I1    },
{"sdl",     "t,o(b)",   0xb0000000, 0xfc000000, SM|RD_t|RD_b,           0,          I3    },
{"sdl",     "t,A(b)",   0,    (int) M_SDL_AB,   INSN_MACRO,       0,          I3    },
{"sdr",     "t,o(b)",   0xb4000000, 0xfc000000, SM|RD_t|RD_b,           0,          I3    },
{"sdr",     "t,A(b)",   0,    (int) M_SDR_AB,   INSN_MACRO,       0,          I3    },
{"sdxc1",   "S,t(b)",   0x4c000009, 0xfc0007ff, SM|RD_S|RD_t|RD_b|FP_D, 0,          I4_33 },
{"seb",     "d,w",      0x7c000420, 0xffe007ff, WR_d|RD_t,        0,          I33   },
{"seh",     "d,w",      0x7c000620, 0xffe007ff, WR_d|RD_t,        0,          I33   },
{"selsl",   "d,v,t",    0x00000005, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          L1    },
{"selsr",   "d,v,t",    0x00000001, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          L1    },
{"seq",     "d,v,t",    0,    (int) M_SEQ,      INSN_MACRO,       0,          I1    },
{"seq",     "d,v,I",    0,    (int) M_SEQ_I,    INSN_MACRO,       0,          I1    },
{"seq",     "S,T",            0x46a00032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,    IL2E  },
{"seq",     "S,T",            0x4ba0000c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,    IL2F  },
{"sge",     "d,v,t",    0,    (int) M_SGE,      INSN_MACRO,       0,          I1    },
{"sge",     "d,v,I",    0,    (int) M_SGE_I,    INSN_MACRO,       0,          I1    },
{"sgeu",    "d,v,t",    0,    (int) M_SGEU,     INSN_MACRO,       0,          I1    },
{"sgeu",    "d,v,I",    0,    (int) M_SGEU_I,   INSN_MACRO,       0,          I1    },
{"sgt",     "d,v,t",    0,    (int) M_SGT,      INSN_MACRO,       0,          I1    },
{"sgt",     "d,v,I",    0,    (int) M_SGT_I,    INSN_MACRO,       0,          I1    },
{"sgtu",    "d,v,t",    0,    (int) M_SGTU,     INSN_MACRO,       0,          I1    },
{"sgtu",    "d,v,I",    0,    (int) M_SGTU_I,   INSN_MACRO,       0,          I1    },
{"sh",      "t,o(b)",   0xa4000000, 0xfc000000, SM|RD_t|RD_b,           0,          I1    },
{"sh",      "t,A(b)",   0,    (int) M_SH_AB,    INSN_MACRO,       0,          I1    },
{"shfl.bfla.qh", "X,Y,Z", 0x7a20001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,  0,          MX    },
{"shfl.mixh.ob", "X,Y,Z", 0x7980001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,  0,          MX|SB1      },
{"shfl.mixh.ob", "D,S,T", 0x4980001f, 0xffe0003f, WR_D|RD_S|RD_T,       0,          N54   },
{"shfl.mixh.qh", "X,Y,Z", 0x7820001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,  0,          MX    },
{"shfl.mixl.ob", "X,Y,Z", 0x79c0001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,  0,          MX|SB1      },
{"shfl.mixl.ob", "D,S,T", 0x49c0001f, 0xffe0003f, WR_D|RD_S|RD_T,       0,          N54   },
{"shfl.mixl.qh", "X,Y,Z", 0x78a0001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,  0,          MX    },
{"shfl.pach.ob", "X,Y,Z", 0x7900001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,  0,          MX|SB1      },
{"shfl.pach.ob", "D,S,T", 0x4900001f, 0xffe0003f, WR_D|RD_S|RD_T,       0,          N54   },
{"shfl.pach.qh", "X,Y,Z", 0x7920001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,  0,          MX    },
{"shfl.pacl.ob", "D,S,T", 0x4940001f, 0xffe0003f, WR_D|RD_S|RD_T,       0,          N54   },
{"shfl.repa.qh", "X,Y,Z", 0x7b20001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,  0,          MX    },
{"shfl.repb.qh", "X,Y,Z", 0x7ba0001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,  0,          MX    },
{"shfl.upsl.ob", "X,Y,Z", 0x78c0001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,  0,          MX|SB1      },
{"sle",     "d,v,t",    0,    (int) M_SLE,      INSN_MACRO,       0,          I1    },
{"sle",     "d,v,I",    0,    (int) M_SLE_I,    INSN_MACRO,       0,          I1    },
{"sle",     "S,T",            0x46a0003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,    IL2E  },
{"sle",     "S,T",            0x4ba0000e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,    IL2F  },
{"sleu",    "d,v,t",    0,    (int) M_SLEU,     INSN_MACRO,       0,          I1    },
{"sleu",    "d,v,I",    0,    (int) M_SLEU_I,   INSN_MACRO,       0,          I1    },
{"sleu",    "S,T",            0x4680003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,    IL2E  },
{"sleu",    "S,T",            0x4b80000e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,    IL2F  },
{"sllv",    "d,t,s",    0x00000004, 0xfc0007ff, WR_d|RD_t|RD_s,         0,          I1    },
{"sll",     "d,w,s",    0x00000004, 0xfc0007ff, WR_d|RD_t|RD_s,         0,          I1    }, /* sllv */
{"sll",     "d,w,<",    0x00000000, 0xffe0003f, WR_d|RD_t,        0,          I1    },
{"sll",     "D,S,T",    0x45800002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"sll",     "D,S,T",    0x4b00000e, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"sll.ob",  "X,Y,Q",    0x78000010, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX|SB1      },
{"sll.ob",  "D,S,T[e]", 0x48000010, 0xfe20003f, WR_D|RD_S|RD_T,         0,          N54   },
{"sll.ob",  "D,S,k",    0x4bc00010, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"sll.qh",  "X,Y,Q",    0x78200010, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX    },
{"slt",     "d,v,t",    0x0000002a, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          I1    },
{"slt",     "d,v,I",    0,    (int) M_SLT_I,    INSN_MACRO,       0,          I1    },
{"slt",     "S,T",            0x46a0003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,    IL2E  },
{"slt",     "S,T",            0x4ba0000d, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,    IL2F  },
{"slti",    "t,r,j",    0x28000000, 0xfc000000, WR_t|RD_s,        0,          I1    },
{"sltiu",   "t,r,j",    0x2c000000, 0xfc000000, WR_t|RD_s,        0,          I1    },
{"sltu",    "d,v,t",    0x0000002b, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          I1    },
{"sltu",    "d,v,I",    0,    (int) M_SLTU_I,   INSN_MACRO,       0,          I1    },
{"sltu",    "S,T",            0x4680003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,    IL2E  },
{"sltu",    "S,T",            0x4b80000d, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,    IL2F  },
{"sne",     "d,v,t",    0,    (int) M_SNE,      INSN_MACRO,       0,          I1    },
{"sne",     "d,v,I",    0,    (int) M_SNE_I,    INSN_MACRO,       0,          I1    },
{"sqrt.d",  "D,S",      0x46200004, 0xffff003f, WR_D|RD_S|FP_D,         0,          I2    },
{"sqrt.s",  "D,S",      0x46000004, 0xffff003f, WR_D|RD_S|FP_S,         0,          I2    },
{"sqrt.ps", "D,S",      0x46c00004, 0xffff003f, WR_D|RD_S|FP_D,         0,          SB1   },
{"srav",    "d,t,s",    0x00000007, 0xfc0007ff, WR_d|RD_t|RD_s,         0,          I1    },
{"sra",     "d,w,s",    0x00000007, 0xfc0007ff, WR_d|RD_t|RD_s,         0,          I1    }, /* srav */
{"sra",     "d,w,<",    0x00000003, 0xffe0003f, WR_d|RD_t,        0,          I1    },
{"sra",     "D,S,T",    0x45c00003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"sra",     "D,S,T",    0x4b40000f, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"sra.qh",  "X,Y,Q",    0x78200013, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX    },
{"srlv",    "d,t,s",    0x00000006, 0xfc0007ff, WR_d|RD_t|RD_s,         0,          I1    },
{"srl",     "d,w,s",    0x00000006, 0xfc0007ff, WR_d|RD_t|RD_s,         0,          I1    }, /* srlv */
{"srl",     "d,w,<",    0x00000002, 0xffe0003f, WR_d|RD_t,        0,          I1    },
{"srl",     "D,S,T",    0x45800003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"srl",     "D,S,T",    0x4b00000f, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"srl.ob",  "X,Y,Q",    0x78000012, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX|SB1      },
{"srl.ob",  "D,S,T[e]", 0x48000012, 0xfe20003f, WR_D|RD_S|RD_T,         0,          N54   },
{"srl.ob",  "D,S,k",    0x4bc00012, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"srl.qh",  "X,Y,Q",    0x78200012, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX    },
/* ssnop is at the start of the table.  */
{"standby", "",         0x42000021, 0xffffffff, 0,                0,          V1    },
{"sub",     "d,v,t",    0x00000022, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          I1    },
{"sub",     "d,v,I",    0,    (int) M_SUB_I,    INSN_MACRO,       0,          I1    },
{"sub",     "D,S,T",    0x45c00001, 0xffe0003f, RD_S|RD_T|WR_D|FP_S,    0,    IL2E  },
{"sub",     "D,S,T",    0x4b40000d, 0xffe0003f, RD_S|RD_T|WR_D|FP_S,    0,    IL2F  },
{"sub.d",   "D,V,T",    0x46200001, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,          I1    },
{"sub.s",   "D,V,T",    0x46000001, 0xffe0003f, WR_D|RD_S|RD_T|FP_S,    0,          I1    },
{"sub.ob",  "X,Y,Q",    0x7800000a, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX|SB1      },
{"sub.ob",  "D,S,T",    0x4ac0000a, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"sub.ob",  "D,S,T[e]", 0x4800000a, 0xfe20003f, WR_D|RD_S|RD_T,         0,          N54   },
{"sub.ob",  "D,S,k",    0x4bc0000a, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"sub.ps",  "D,V,T",    0x46c00001, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,          I5_33|IL2F  },
{"sub.ps",  "D,V,T",    0x45600001, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0,          IL2E  },
{"sub.qh",  "X,Y,Q",    0x7820000a, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX    },
{"suba.ob", "Y,Q",      0x78000036, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,    MX|SB1      },
{"suba.qh", "Y,Q",      0x78200036, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,    MX    },
{"subl.ob", "Y,Q",      0x78000436, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,    MX|SB1      },
{"subl.qh", "Y,Q",      0x78200436, 0xfc2007ff, RD_S|RD_T|FP_D,         WR_MACC,    MX    },
{"subu",    "d,v,t",    0x00000023, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          I1    },
{"subu",    "d,v,I",    0,    (int) M_SUBU_I,   INSN_MACRO,       0,          I1    },
{"subu",    "D,S,T",    0x45800001, 0xffe0003f, RD_S|RD_T|WR_D|FP_S,    0,    IL2E  },
{"subu",    "D,S,T",    0x4b00000d, 0xffe0003f, RD_S|RD_T|WR_D|FP_S,    0,    IL2F  },
{"suspend", "",         0x42000022, 0xffffffff, 0,                0,          V1    },
{"suxc1",   "S,t(b)",   0x4c00000d, 0xfc0007ff, SM|RD_S|RD_t|RD_b,      0,          I5_33|N55},
{"sw",      "t,o(b)",   0xac000000, 0xfc000000, SM|RD_t|RD_b,           0,          I1    },
{"sw",      "t,A(b)",   0,    (int) M_SW_AB,    INSN_MACRO,       0,          I1    },
{"swc0",    "E,o(b)",   0xe0000000, 0xfc000000, SM|RD_C0|RD_b,          0,          I1    },
{"swc0",    "E,A(b)",   0,    (int) M_SWC0_AB,  INSN_MACRO,       0,          I1    },
{"swc1",    "T,o(b)",   0xe4000000, 0xfc000000, SM|RD_T|RD_b|FP_S,      0,          I1    },
{"swc1",    "E,o(b)",   0xe4000000, 0xfc000000, SM|RD_T|RD_b|FP_S,      0,          I1    },
{"swc1",    "T,A(b)",   0,    (int) M_SWC1_AB,  INSN_MACRO,       0,          I1    },
{"swc1",    "E,A(b)",   0,    (int) M_SWC1_AB,  INSN_MACRO,       0,          I1    },
{"s.s",     "T,o(b)",   0xe4000000, 0xfc000000, SM|RD_T|RD_b|FP_S,      0,          I1    }, /* swc1 */
{"s.s",     "T,A(b)",   0,    (int) M_SWC1_AB,  INSN_MACRO,       0,          I1    },
{"swc2",    "E,o(b)",   0xe8000000, 0xfc000000, SM|RD_C2|RD_b,          0,          I1    },
{"swc2",    "E,A(b)",   0,    (int) M_SWC2_AB,  INSN_MACRO,       0,          I1    },
{"swc3",    "E,o(b)",   0xec000000, 0xfc000000, SM|RD_C3|RD_b,          0,          I1    },
{"swc3",    "E,A(b)",   0,    (int) M_SWC3_AB,  INSN_MACRO,       0,          I1    },
{"swl",     "t,o(b)",   0xa8000000, 0xfc000000, SM|RD_t|RD_b,           0,          I1    },
{"swl",     "t,A(b)",   0,    (int) M_SWL_AB,   INSN_MACRO,       0,          I1    },
{"scache",  "t,o(b)",   0xa8000000, 0xfc000000, RD_t|RD_b,        0,          I2    }, /* same */
{"scache",  "t,A(b)",   0,    (int) M_SWL_AB,   INSN_MACRO,       0,          I2    }, /* as swl */
{"swr",     "t,o(b)",   0xb8000000, 0xfc000000, SM|RD_t|RD_b,           0,          I1    },
{"swr",     "t,A(b)",   0,    (int) M_SWR_AB,   INSN_MACRO,       0,          I1    },
{"invalidate", "t,o(b)",0xb8000000, 0xfc000000, RD_t|RD_b,        0,          I2    }, /* same */
{"invalidate", "t,A(b)",0,    (int) M_SWR_AB,   INSN_MACRO,       0,          I2    }, /* as swr */
{"swxc1",   "S,t(b)",   0x4c000008, 0xfc0007ff, SM|RD_S|RD_t|RD_b|FP_S, 0,          I4_33 },
{"sync",    "",         0x0000000f, 0xffffffff, INSN_SYNC,        0,          I2|G1 },
{"sync.p",  "",         0x0000040f, 0xffffffff, INSN_SYNC,        0,          I2    },
{"sync.l",  "",         0x0000000f, 0xffffffff, INSN_SYNC,        0,          I2    },
{"synci",   "o(b)",     0x041f0000, 0xfc1f0000, SM|RD_b,          0,          I33   },
{"synciobdma", "",      0x0000008f, 0xffffffff, INSN_SYNC,        0,          IOCT  },
{"syscall", "",         0x0000000c, 0xffffffff, TRAP,             0,          I1    },
{"syscall", "B",  0x0000000c, 0xfc00003f, TRAP,             0,          I1    },
{"teqi",    "s,j",      0x040c0000, 0xfc1f0000, RD_s|TRAP,        0,          I2    },
{"teq",         "s,t",  0x00000034, 0xfc00ffff, RD_s|RD_t|TRAP,         0,          I2    },
{"teq",         "s,t,q",      0x00000034, 0xfc00003f, RD_s|RD_t|TRAP,         0,          I2    },
{"teq",     "s,j",      0x040c0000, 0xfc1f0000, RD_s|TRAP,        0,          I2    }, /* teqi */
{"teq",     "s,I",      0,    (int) M_TEQ_I,    INSN_MACRO,       0,          I2    },
{"tgei",    "s,j",      0x04080000, 0xfc1f0000, RD_s|TRAP,        0,          I2    },
{"tge",         "s,t",  0x00000030, 0xfc00ffff, RD_s|RD_t|TRAP,         0,          I2    },
{"tge",         "s,t,q",      0x00000030, 0xfc00003f, RD_s|RD_t|TRAP,         0,          I2    },
{"tge",     "s,j",      0x04080000, 0xfc1f0000, RD_s|TRAP,        0,          I2    }, /* tgei */
{"tge",         "s,I",  0,    (int) M_TGE_I,    INSN_MACRO,       0,          I2    },
{"tgeiu",   "s,j",      0x04090000, 0xfc1f0000, RD_s|TRAP,        0,          I2    },
{"tgeu",    "s,t",      0x00000031, 0xfc00ffff, RD_s|RD_t|TRAP,         0,          I2    },
{"tgeu",    "s,t,q",    0x00000031, 0xfc00003f, RD_s|RD_t|TRAP,         0,          I2    },
{"tgeu",    "s,j",      0x04090000, 0xfc1f0000, RD_s|TRAP,        0,          I2    }, /* tgeiu */
{"tgeu",    "s,I",      0,    (int) M_TGEU_I,   INSN_MACRO,       0,          I2    },
{"tlbp",    "",         0x42000008, 0xffffffff, INSN_TLB,         0,          I1    },
{"tlbr",    "",         0x42000001, 0xffffffff, INSN_TLB,         0,          I1    },
{"tlbwi",   "",         0x42000002, 0xffffffff, INSN_TLB,         0,          I1    },
{"tlbwr",   "",         0x42000006, 0xffffffff, INSN_TLB,         0,          I1    },
{"tlti",    "s,j",      0x040a0000, 0xfc1f0000, RD_s|TRAP,        0,          I2    },
{"tlt",     "s,t",      0x00000032, 0xfc00ffff, RD_s|RD_t|TRAP,         0,          I2    },
{"tlt",     "s,t,q",    0x00000032, 0xfc00003f, RD_s|RD_t|TRAP,         0,          I2    },
{"tlt",     "s,j",      0x040a0000, 0xfc1f0000, RD_s|TRAP,        0,          I2    }, /* tlti */
{"tlt",     "s,I",      0,    (int) M_TLT_I,    INSN_MACRO,       0,          I2    },
{"tltiu",   "s,j",      0x040b0000, 0xfc1f0000, RD_s|TRAP,        0,          I2    },
{"tltu",    "s,t",      0x00000033, 0xfc00ffff, RD_s|RD_t|TRAP,         0,          I2    },
{"tltu",    "s,t,q",    0x00000033, 0xfc00003f, RD_s|RD_t|TRAP,         0,          I2    },
{"tltu",    "s,j",      0x040b0000, 0xfc1f0000, RD_s|TRAP,        0,          I2    }, /* tltiu */
{"tltu",    "s,I",      0,    (int) M_TLTU_I,   INSN_MACRO,       0,          I2    },
{"tnei",    "s,j",      0x040e0000, 0xfc1f0000, RD_s|TRAP,        0,          I2    },
{"tne",     "s,t",      0x00000036, 0xfc00ffff, RD_s|RD_t|TRAP,         0,          I2    },
{"tne",     "s,t,q",    0x00000036, 0xfc00003f, RD_s|RD_t|TRAP,         0,          I2    },
{"tne",     "s,j",      0x040e0000, 0xfc1f0000, RD_s|TRAP,        0,          I2    }, /* tnei */
{"tne",     "s,I",      0,    (int) M_TNE_I,    INSN_MACRO,       0,          I2    },
{"trunc.l.d", "D,S",    0x46200009, 0xffff003f, WR_D|RD_S|FP_D,         0,          I3_33 },
{"trunc.l.s", "D,S",    0x46000009, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,          I3_33 },
{"trunc.w.d", "D,S",    0x4620000d, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,          I2    },
{"trunc.w.d", "D,S,x",  0x4620000d, 0xffff003f, WR_D|RD_S|FP_S|FP_D,    0,          I2    },
{"trunc.w.d", "D,S,t",  0,    (int) M_TRUNCWD,  INSN_MACRO,       0,          I1    },
{"trunc.w.s", "D,S",    0x4600000d, 0xffff003f, WR_D|RD_S|FP_S,         0,          I2    },
{"trunc.w.s", "D,S,x",  0x4600000d, 0xffff003f, WR_D|RD_S|FP_S,         0,          I2    },
{"trunc.w.s", "D,S,t",  0,    (int) M_TRUNCWS,  INSN_MACRO,       0,          I1    },
{"uld",     "t,o(b)",   0,    (int) M_ULD,      INSN_MACRO,       0,          I3    },
{"uld",     "t,A(b)",   0,    (int) M_ULD_A,    INSN_MACRO,       0,          I3    },
{"ulh",     "t,o(b)",   0,    (int) M_ULH,      INSN_MACRO,       0,          I1    },
{"ulh",     "t,A(b)",   0,    (int) M_ULH_A,    INSN_MACRO,       0,          I1    },
{"ulhu",    "t,o(b)",   0,    (int) M_ULHU,     INSN_MACRO,       0,          I1    },
{"ulhu",    "t,A(b)",   0,    (int) M_ULHU_A,   INSN_MACRO,       0,          I1    },
{"ulw",     "t,o(b)",   0,    (int) M_ULW,      INSN_MACRO,       0,          I1    },
{"ulw",     "t,A(b)",   0,    (int) M_ULW_A,    INSN_MACRO,       0,          I1    },
{"usd",     "t,o(b)",   0,    (int) M_USD,      INSN_MACRO,       0,          I3    },
{"usd",     "t,A(b)",   0,    (int) M_USD_A,    INSN_MACRO,       0,          I3    },
{"ush",     "t,o(b)",   0,    (int) M_USH,      INSN_MACRO,       0,          I1    },
{"ush",     "t,A(b)",   0,    (int) M_USH_A,    INSN_MACRO,       0,          I1    },
{"usw",     "t,o(b)",   0,    (int) M_USW,      INSN_MACRO,       0,          I1    },
{"usw",     "t,A(b)",   0,    (int) M_USW_A,    INSN_MACRO,       0,          I1    },
{"wach.ob", "Y",  0x7a00003e, 0xffff07ff, RD_S|FP_D,        WR_MACC,    MX|SB1      },
{"wach.ob", "S",  0x4a00003e, 0xffff07ff, RD_S,             0,          N54   },
{"wach.qh", "Y",  0x7a20003e, 0xffff07ff, RD_S|FP_D,        WR_MACC,    MX    },
{"wacl.ob", "Y,Z",      0x7800003e, 0xffe007ff, RD_S|RD_T|FP_D,         WR_MACC,    MX|SB1      },
{"wacl.ob", "S,T",      0x4800003e, 0xffe007ff, RD_S|RD_T,        0,          N54   },
{"wacl.qh", "Y,Z",      0x7820003e, 0xffe007ff, RD_S|RD_T|FP_D,         WR_MACC,    MX    },
{"wait",    "",         0x42000020, 0xffffffff, TRAP,             0,          I3_32 },
{"wait",    "J",        0x42000020, 0xfe00003f, TRAP,             0,          I32|N55     },
{"waiti",   "",         0x42000020, 0xffffffff, TRAP,             0,          L1    },
{"wrpgpr",  "d,w",      0x41c00000, 0xffe007ff, RD_t,             0,          I33   },
{"wsbh",    "d,w",      0x7c0000a0, 0xffe007ff, WR_d|RD_t,        0,          I33   },
{"xor",     "d,v,t",    0x00000026, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          I1    },
{"xor",     "t,r,I",    0,    (int) M_XOR_I,    INSN_MACRO,       0,          I1    },
{"xor",     "D,S,T",    0x47800002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"xor",     "D,S,T",    0x4b800002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"xor.ob",  "X,Y,Q",    0x7800000d, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX|SB1      },
{"xor.ob",  "D,S,T",    0x4ac0000d, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"xor.ob",  "D,S,T[e]", 0x4800000d, 0xfe20003f, WR_D|RD_S|RD_T,         0,          N54   },
{"xor.ob",  "D,S,k",    0x4bc0000d, 0xffe0003f, WR_D|RD_S|RD_T,         0,          N54   },
{"xor.qh",  "X,Y,Q",    0x7820000d, 0xfc20003f, WR_D|RD_S|RD_T|FP_D,    0,          MX    },
{"xori",    "t,r,i",    0x38000000, 0xfc000000, WR_t|RD_s,        0,          I1    },
{"yield",   "s",  0x7c000009, 0xfc1fffff, TRAP|RD_s,        0,          MT32  },
{"yield",   "d,s",      0x7c000009, 0xfc1f07ff, TRAP|WR_d|RD_s,         0,          MT32  },

/* User Defined Instruction.  */
{"udi0",     "s,t,d,+1",0x70000010, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi0",     "s,t,+2",  0x70000010, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi0",     "s,+3",    0x70000010, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi0",     "+4",      0x70000010, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi1",     "s,t,d,+1",0x70000011, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi1",     "s,t,+2",  0x70000011, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi1",     "s,+3",    0x70000011, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi1",     "+4",      0x70000011, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi2",     "s,t,d,+1",0x70000012, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi2",     "s,t,+2",  0x70000012, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi2",     "s,+3",    0x70000012, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi2",     "+4",      0x70000012, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi3",     "s,t,d,+1",0x70000013, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi3",     "s,t,+2",  0x70000013, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi3",     "s,+3",    0x70000013, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi3",     "+4",      0x70000013, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi4",     "s,t,d,+1",0x70000014, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi4",     "s,t,+2",  0x70000014, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi4",     "s,+3",    0x70000014, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi4",     "+4",      0x70000014, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi5",     "s,t,d,+1",0x70000015, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi5",     "s,t,+2",  0x70000015, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi5",     "s,+3",    0x70000015, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi5",     "+4",      0x70000015, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi6",     "s,t,d,+1",0x70000016, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi6",     "s,t,+2",  0x70000016, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi6",     "s,+3",    0x70000016, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi6",     "+4",      0x70000016, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi7",     "s,t,d,+1",0x70000017, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi7",     "s,t,+2",  0x70000017, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi7",     "s,+3",    0x70000017, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi7",     "+4",      0x70000017, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi8",     "s,t,d,+1",0x70000018, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi8",     "s,t,+2",  0x70000018, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi8",     "s,+3",    0x70000018, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi8",     "+4",      0x70000018, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi9",     "s,t,d,+1",0x70000019, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi9",      "s,t,+2", 0x70000019, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi9",     "s,+3",    0x70000019, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi9",     "+4",      0x70000019, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi10",    "s,t,d,+1",0x7000001a, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi10",    "s,t,+2",  0x7000001a, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi10",    "s,+3",    0x7000001a, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi10",    "+4",      0x7000001a, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi11",    "s,t,d,+1",0x7000001b, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi11",    "s,t,+2",  0x7000001b, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi11",    "s,+3",    0x7000001b, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi11",    "+4",      0x7000001b, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi12",    "s,t,d,+1",0x7000001c, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi12",    "s,t,+2",  0x7000001c, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi12",    "s,+3",    0x7000001c, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi12",    "+4",      0x7000001c, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi13",    "s,t,d,+1",0x7000001d, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi13",    "s,t,+2",  0x7000001d, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi13",    "s,+3",    0x7000001d, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi13",    "+4",      0x7000001d, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi14",    "s,t,d,+1",0x7000001e, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi14",    "s,t,+2",  0x7000001e, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi14",    "s,+3",    0x7000001e, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi14",    "+4",      0x7000001e, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi15",    "s,t,d,+1",0x7000001f, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi15",    "s,t,+2",  0x7000001f, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi15",    "s,+3",    0x7000001f, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },
{"udi15",    "+4",      0x7000001f, 0xfc00003f, WR_d|RD_s|RD_t,         0,          I33   },

/* Coprocessor 2 move/branch operations overlap with VR5400 .ob format
   instructions so they are here for the latters to take precedence.  */
{"bc2f",    "p",  0x49000000, 0xffff0000, CBD|RD_CC,        0,          I1    },
{"bc2f",    "N,p",      0x49000000, 0xffe30000, CBD|RD_CC,        0,          I32   },
{"bc2fl",   "p",  0x49020000, 0xffff0000, CBL|RD_CC,        0,          I2|T3 },
{"bc2fl",   "N,p",      0x49020000, 0xffe30000, CBL|RD_CC,        0,          I32   },
{"bc2t",    "p",  0x49010000, 0xffff0000, CBD|RD_CC,        0,          I1    },
{"bc2t",    "N,p",      0x49010000, 0xffe30000, CBD|RD_CC,        0,          I32   },
{"bc2tl",   "p",  0x49030000, 0xffff0000, CBL|RD_CC,        0,          I2|T3 },
{"bc2tl",   "N,p",      0x49030000, 0xffe30000, CBL|RD_CC,        0,          I32   },
{"cfc2",    "t,G",      0x48400000, 0xffe007ff, LCD|WR_t|RD_C2,         0,          I1    },
{"ctc2",    "t,G",      0x48c00000, 0xffe007ff, COD|RD_t|WR_CC,         0,          I1    },
{"dmfc2",   "t,G",      0x48200000, 0xffe007ff, LCD|WR_t|RD_C2,         0,          I3    },
{"dmfc2",   "t,G,H",    0x48200000, 0xffe007f8, LCD|WR_t|RD_C2,         0,          I64   },
{"dmtc2",   "t,G",      0x48a00000, 0xffe007ff, COD|RD_t|WR_C2|WR_CC,   0,          I3    },
{"dmtc2",   "t,G,H",    0x48a00000, 0xffe007f8, COD|RD_t|WR_C2|WR_CC,   0,          I64   },
{"mfc2",    "t,G",      0x48000000, 0xffe007ff, LCD|WR_t|RD_C2,         0,          I1    },
{"mfc2",    "t,G,H",    0x48000000, 0xffe007f8, LCD|WR_t|RD_C2,         0,          I32   },
{"mfhc2",   "t,G",      0x48600000, 0xffe007ff, LCD|WR_t|RD_C2,         0,          I33   },
{"mfhc2",   "t,G,H",    0x48600000, 0xffe007f8, LCD|WR_t|RD_C2,         0,          I33   },
{"mfhc2",   "t,i",      0x48600000, 0xffe00000, LCD|WR_t|RD_C2,         0,          I33   },
{"mtc2",    "t,G",      0x48800000, 0xffe007ff, COD|RD_t|WR_C2|WR_CC,   0,          I1    },
{"mtc2",    "t,G,H",    0x48800000, 0xffe007f8, COD|RD_t|WR_C2|WR_CC,   0,          I32   },
{"mthc2",   "t,G",      0x48e00000, 0xffe007ff, COD|RD_t|WR_C2|WR_CC,   0,          I33   },
{"mthc2",   "t,G,H",    0x48e00000, 0xffe007f8, COD|RD_t|WR_C2|WR_CC,   0,          I33   },
{"mthc2",   "t,i",      0x48e00000, 0xffe00000, COD|RD_t|WR_C2|WR_CC,   0,          I33   },

/* Coprocessor 3 move/branch operations overlap with MIPS IV COP1X 
   instructions, so they are here for the latters to take precedence.  */
{"bc3f",    "p",  0x4d000000, 0xffff0000, CBD|RD_CC,        0,          I1    },
{"bc3fl",   "p",  0x4d020000, 0xffff0000, CBL|RD_CC,        0,          I2|T3 },
{"bc3t",    "p",  0x4d010000, 0xffff0000, CBD|RD_CC,        0,          I1    },
{"bc3tl",   "p",  0x4d030000, 0xffff0000, CBL|RD_CC,        0,          I2|T3 },
{"cfc3",    "t,G",      0x4c400000, 0xffe007ff, LCD|WR_t|RD_C3,         0,          I1    },
{"ctc3",    "t,G",      0x4cc00000, 0xffe007ff, COD|RD_t|WR_CC,         0,          I1    },
{"dmfc3",   "t,G",      0x4c200000, 0xffe007ff, LCD|WR_t|RD_C3,   0,          I3    },
{"dmtc3",   "t,G",      0x4ca00000, 0xffe007ff, COD|RD_t|WR_C3|WR_CC,   0,          I3    },
{"mfc3",    "t,G",      0x4c000000, 0xffe007ff, LCD|WR_t|RD_C3,         0,          I1    },
{"mfc3",    "t,G,H",    0x4c000000, 0xffe007f8, LCD|WR_t|RD_C3,   0,          I32     },
{"mtc3",    "t,G",      0x4c800000, 0xffe007ff, COD|RD_t|WR_C3|WR_CC,   0,          I1    },
{"mtc3",    "t,G,H",    0x4c800000, 0xffe007f8, COD|RD_t|WR_C3|WR_CC,   0,          I32     },

  /* Conflicts with the 4650's "mul" instruction.  Nobody's using the
     4010 any more, so move this insn out of the way.  If the object
     format gave us more info, we could do this right.  */
{"addciu",  "t,r,j",    0x70000000, 0xfc000000, WR_t|RD_s,        0,          L1    },
/* MIPS DSP ASE */
{"absq_s.ph", "d,t",    0x7c000252, 0xffe007ff, WR_d|RD_t,        0,          D32   },
{"absq_s.pw", "d,t",    0x7c000456, 0xffe007ff, WR_d|RD_t,        0,          D64   },
{"absq_s.qh", "d,t",    0x7c000256, 0xffe007ff, WR_d|RD_t,        0,          D64   },
{"absq_s.w", "d,t",     0x7c000452, 0xffe007ff, WR_d|RD_t,        0,          D32   },
{"addq.ph", "d,s,t",    0x7c000290, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"addq.pw", "d,s,t",    0x7c000494, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"addq.qh", "d,s,t",    0x7c000294, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"addq_s.ph", "d,s,t",  0x7c000390, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"addq_s.pw", "d,s,t",  0x7c000594, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"addq_s.qh", "d,s,t",  0x7c000394, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"addq_s.w", "d,s,t",   0x7c000590, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"addsc",   "d,s,t",    0x7c000410, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"addu.ob", "d,s,t",    0x7c000014, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"addu.qb", "d,s,t",    0x7c000010, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"addu_s.ob", "d,s,t",  0x7c000114, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"addu_s.qb", "d,s,t",  0x7c000110, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"addwc",   "d,s,t",    0x7c000450, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"bitrev",  "d,t",      0x7c0006d2, 0xffe007ff, WR_d|RD_t,        0,          D32   },
{"bposge32", "p", 0x041c0000, 0xffff0000, CBD,              0,          D32   },
{"bposge64", "p", 0x041d0000, 0xffff0000, CBD,              0,          D64   },
{"cmp.eq.ph", "s,t",    0x7c000211, 0xfc00ffff, RD_s|RD_t,        0,          D32   },
{"cmp.eq.pw", "s,t",    0x7c000415, 0xfc00ffff, RD_s|RD_t,        0,          D64   },
{"cmp.eq.qh", "s,t",    0x7c000215, 0xfc00ffff, RD_s|RD_t,        0,          D64   },
{"cmpgu.eq.ob", "d,s,t", 0x7c000115, 0xfc0007ff, WR_d|RD_s|RD_t,  0,          D64   },
{"cmpgu.eq.qb", "d,s,t", 0x7c000111, 0xfc0007ff, WR_d|RD_s|RD_t,  0,          D32   },
{"cmpgu.le.ob", "d,s,t", 0x7c000195, 0xfc0007ff, WR_d|RD_s|RD_t,  0,          D64   },
{"cmpgu.le.qb", "d,s,t", 0x7c000191, 0xfc0007ff, WR_d|RD_s|RD_t,  0,          D32   },
{"cmpgu.lt.ob", "d,s,t", 0x7c000155, 0xfc0007ff, WR_d|RD_s|RD_t,  0,          D64   },
{"cmpgu.lt.qb", "d,s,t", 0x7c000151, 0xfc0007ff, WR_d|RD_s|RD_t,  0,          D32   },
{"cmp.le.ph", "s,t",    0x7c000291, 0xfc00ffff, RD_s|RD_t,        0,          D32   },
{"cmp.le.pw", "s,t",    0x7c000495, 0xfc00ffff, RD_s|RD_t,        0,          D64   },
{"cmp.le.qh", "s,t",    0x7c000295, 0xfc00ffff, RD_s|RD_t,        0,          D64   },
{"cmp.lt.ph", "s,t",    0x7c000251, 0xfc00ffff, RD_s|RD_t,        0,          D32   },
{"cmp.lt.pw", "s,t",    0x7c000455, 0xfc00ffff, RD_s|RD_t,        0,          D64   },
{"cmp.lt.qh", "s,t",    0x7c000255, 0xfc00ffff, RD_s|RD_t,        0,          D64   },
{"cmpu.eq.ob", "s,t",   0x7c000015, 0xfc00ffff, RD_s|RD_t,        0,          D64   },
{"cmpu.eq.qb", "s,t",   0x7c000011, 0xfc00ffff, RD_s|RD_t,        0,          D32   },
{"cmpu.le.ob", "s,t",   0x7c000095, 0xfc00ffff, RD_s|RD_t,        0,          D64   },
{"cmpu.le.qb", "s,t",   0x7c000091, 0xfc00ffff, RD_s|RD_t,        0,          D32   },
{"cmpu.lt.ob", "s,t",   0x7c000055, 0xfc00ffff, RD_s|RD_t,        0,          D64   },
{"cmpu.lt.qb", "s,t",   0x7c000051, 0xfc00ffff, RD_s|RD_t,        0,          D32   },
{"dextpdp", "t,7,6",    0x7c0002bc, 0xfc00e7ff, WR_t|RD_a|DSP_VOLA,     0,          D64   },
{"dextpdpv", "t,7,s",   0x7c0002fc, 0xfc00e7ff, WR_t|RD_a|RD_s|DSP_VOLA, 0,         D64   },
{"dextp",   "t,7,6",    0x7c0000bc, 0xfc00e7ff, WR_t|RD_a,        0,          D64   },
{"dextpv",  "t,7,s",    0x7c0000fc, 0xfc00e7ff, WR_t|RD_a|RD_s,         0,          D64   },
{"dextr.l", "t,7,6",    0x7c00043c, 0xfc00e7ff, WR_t|RD_a,        0,          D64   },
{"dextr_r.l", "t,7,6",  0x7c00053c, 0xfc00e7ff, WR_t|RD_a,        0,          D64   },
{"dextr_rs.l", "t,7,6", 0x7c0005bc, 0xfc00e7ff, WR_t|RD_a,        0,          D64   },
{"dextr_rs.w", "t,7,6", 0x7c0001bc, 0xfc00e7ff, WR_t|RD_a,        0,          D64   },
{"dextr_r.w", "t,7,6",  0x7c00013c, 0xfc00e7ff, WR_t|RD_a,        0,          D64   },
{"dextr_s.h", "t,7,6",  0x7c0003bc, 0xfc00e7ff, WR_t|RD_a,        0,          D64   },
{"dextrv.l", "t,7,s",   0x7c00047c, 0xfc00e7ff, WR_t|RD_a|RD_s,         0,          D64   },
{"dextrv_r.l", "t,7,s", 0x7c00057c, 0xfc00e7ff, WR_t|RD_a|RD_s,         0,          D64   },
{"dextrv_rs.l", "t,7,s", 0x7c0005fc, 0xfc00e7ff, WR_t|RD_a|RD_s,  0,          D64   },
{"dextrv_rs.w", "t,7,s", 0x7c0001fc, 0xfc00e7ff, WR_t|RD_a|RD_s,  0,          D64   },
{"dextrv_r.w", "t,7,s", 0x7c00017c, 0xfc00e7ff, WR_t|RD_a|RD_s,         0,          D64   },
{"dextrv_s.h", "t,7,s", 0x7c0003fc, 0xfc00e7ff, WR_t|RD_a|RD_s,         0,          D64   },
{"dextrv.w", "t,7,s",   0x7c00007c, 0xfc00e7ff, WR_t|RD_a|RD_s,         0,          D64   },
{"dextr.w", "t,7,6",    0x7c00003c, 0xfc00e7ff, WR_t|RD_a,        0,          D64   },
{"dinsv",   "t,s",      0x7c00000d, 0xfc00ffff, WR_t|RD_s,        0,          D64   },
{"dmadd",   "7,s,t",    0x7c000674, 0xfc00e7ff, MOD_a|RD_s|RD_t,  0,          D64   },
{"dmaddu",  "7,s,t",    0x7c000774, 0xfc00e7ff, MOD_a|RD_s|RD_t,  0,          D64   },
{"dmsub",   "7,s,t",    0x7c0006f4, 0xfc00e7ff, MOD_a|RD_s|RD_t,  0,          D64   },
{"dmsubu",  "7,s,t",    0x7c0007f4, 0xfc00e7ff, MOD_a|RD_s|RD_t,  0,          D64   },
{"dmthlip", "s,7",      0x7c0007fc, 0xfc1fe7ff, RD_s|MOD_a|DSP_VOLA,    0,          D64   },
{"dpaq_sa.l.pw", "7,s,t", 0x7c000334, 0xfc00e7ff, MOD_a|RD_s|RD_t,      0,          D64   },
{"dpaq_sa.l.w", "7,s,t", 0x7c000330, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0,          D32   },
{"dpaq_s.w.ph", "7,s,t", 0x7c000130, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0,          D32   },
{"dpaq_s.w.qh", "7,s,t", 0x7c000134, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0,          D64   },
{"dpau.h.obl", "7,s,t", 0x7c0000f4, 0xfc00e7ff, MOD_a|RD_s|RD_t,  0,          D64   },
{"dpau.h.obr", "7,s,t", 0x7c0001f4, 0xfc00e7ff, MOD_a|RD_s|RD_t,  0,          D64   },
{"dpau.h.qbl", "7,s,t", 0x7c0000f0, 0xfc00e7ff, MOD_a|RD_s|RD_t,  0,          D32   },
{"dpau.h.qbr", "7,s,t", 0x7c0001f0, 0xfc00e7ff, MOD_a|RD_s|RD_t,  0,          D32   },
{"dpsq_sa.l.pw", "7,s,t", 0x7c000374, 0xfc00e7ff, MOD_a|RD_s|RD_t,      0,          D64   },
{"dpsq_sa.l.w", "7,s,t", 0x7c000370, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0,          D32   },
{"dpsq_s.w.ph", "7,s,t", 0x7c000170, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0,          D32   },
{"dpsq_s.w.qh", "7,s,t", 0x7c000174, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0,          D64   },
{"dpsu.h.obl", "7,s,t", 0x7c0002f4, 0xfc00e7ff, MOD_a|RD_s|RD_t,  0,          D64   },
{"dpsu.h.obr", "7,s,t", 0x7c0003f4, 0xfc00e7ff, MOD_a|RD_s|RD_t,  0,          D64   },
{"dpsu.h.qbl", "7,s,t", 0x7c0002f0, 0xfc00e7ff, MOD_a|RD_s|RD_t,  0,          D32   },
{"dpsu.h.qbr", "7,s,t", 0x7c0003f0, 0xfc00e7ff, MOD_a|RD_s|RD_t,  0,          D32   },
{"dshilo",  "7,:",      0x7c0006bc, 0xfc07e7ff, MOD_a,                  0,          D64   },
{"dshilov", "7,s",      0x7c0006fc, 0xfc1fe7ff, MOD_a|RD_s,       0,          D64   },
{"extpdp",  "t,7,6",    0x7c0002b8, 0xfc00e7ff, WR_t|RD_a|DSP_VOLA,     0,          D32   },
{"extpdpv", "t,7,s",    0x7c0002f8, 0xfc00e7ff, WR_t|RD_a|RD_s|DSP_VOLA, 0,         D32   },
{"extp",    "t,7,6",    0x7c0000b8, 0xfc00e7ff, WR_t|RD_a,        0,          D32   },
{"extpv",   "t,7,s",    0x7c0000f8, 0xfc00e7ff, WR_t|RD_a|RD_s,         0,          D32   },
{"extr_rs.w", "t,7,6",  0x7c0001b8, 0xfc00e7ff, WR_t|RD_a,        0,          D32   },
{"extr_r.w", "t,7,6",   0x7c000138, 0xfc00e7ff, WR_t|RD_a,        0,          D32   },
{"extr_s.h", "t,7,6",   0x7c0003b8, 0xfc00e7ff, WR_t|RD_a,        0,          D32   },
{"extrv_rs.w", "t,7,s", 0x7c0001f8, 0xfc00e7ff, WR_t|RD_a|RD_s,         0,          D32   },
{"extrv_r.w", "t,7,s",  0x7c000178, 0xfc00e7ff, WR_t|RD_a|RD_s,         0,          D32   },
{"extrv_s.h", "t,7,s",  0x7c0003f8, 0xfc00e7ff, WR_t|RD_a|RD_s,         0,          D32   },
{"extrv.w", "t,7,s",    0x7c000078, 0xfc00e7ff, WR_t|RD_a|RD_s,         0,          D32   },
{"extr.w",  "t,7,6",    0x7c000038, 0xfc00e7ff, WR_t|RD_a,        0,          D32   },
{"insv",    "t,s",      0x7c00000c, 0xfc00ffff, WR_t|RD_s,        0,          D32   },
{"lbux",    "d,t(b)",   0x7c00018a, 0xfc0007ff, LDD|WR_d|RD_t|RD_b,     0,          D32   },
{"ldx",     "d,t(b)",   0x7c00020a, 0xfc0007ff, LDD|WR_d|RD_t|RD_b,     0,          D64   },
{"lhx",     "d,t(b)",   0x7c00010a, 0xfc0007ff, LDD|WR_d|RD_t|RD_b,     0,          D32   },
{"lwx",     "d,t(b)",   0x7c00000a, 0xfc0007ff, LDD|WR_d|RD_t|RD_b,     0,          D32   },
{"maq_sa.w.phl", "7,s,t", 0x7c000430, 0xfc00e7ff, MOD_a|RD_s|RD_t,      0,          D32   },
{"maq_sa.w.phr", "7,s,t", 0x7c0004b0, 0xfc00e7ff, MOD_a|RD_s|RD_t,      0,          D32   },
{"maq_sa.w.qhll", "7,s,t", 0x7c000434, 0xfc00e7ff, MOD_a|RD_s|RD_t,     0,          D64   },
{"maq_sa.w.qhlr", "7,s,t", 0x7c000474, 0xfc00e7ff, MOD_a|RD_s|RD_t,     0,          D64   },
{"maq_sa.w.qhrl", "7,s,t", 0x7c0004b4, 0xfc00e7ff, MOD_a|RD_s|RD_t,     0,          D64   },
{"maq_sa.w.qhrr", "7,s,t", 0x7c0004f4, 0xfc00e7ff, MOD_a|RD_s|RD_t,     0,          D64   },
{"maq_s.l.pwl", "7,s,t", 0x7c000734, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0,          D64   },
{"maq_s.l.pwr", "7,s,t", 0x7c0007b4, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0,          D64   },
{"maq_s.w.phl", "7,s,t", 0x7c000530, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0,          D32   },
{"maq_s.w.phr", "7,s,t", 0x7c0005b0, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0,          D32   },
{"maq_s.w.qhll", "7,s,t", 0x7c000534, 0xfc00e7ff, MOD_a|RD_s|RD_t,      0,          D64   },
{"maq_s.w.qhlr", "7,s,t", 0x7c000574, 0xfc00e7ff, MOD_a|RD_s|RD_t,      0,          D64   },
{"maq_s.w.qhrl", "7,s,t", 0x7c0005b4, 0xfc00e7ff, MOD_a|RD_s|RD_t,      0,          D64   },
{"maq_s.w.qhrr", "7,s,t", 0x7c0005f4, 0xfc00e7ff, MOD_a|RD_s|RD_t,      0,          D64   },
{"modsub",  "d,s,t",    0x7c000490, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"mthlip",  "s,7",      0x7c0007f8, 0xfc1fe7ff, RD_s|MOD_a|DSP_VOLA,    0,          D32   },
{"muleq_s.pw.qhl", "d,s,t", 0x7c000714, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,            D64   },
{"muleq_s.pw.qhr", "d,s,t", 0x7c000754, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,            D64   },
{"muleq_s.w.phl", "d,s,t", 0x7c000710, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,       D32   },
{"muleq_s.w.phr", "d,s,t", 0x7c000750, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,       D32   },
{"muleu_s.ph.qbl", "d,s,t", 0x7c000190, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,            D32   },
{"muleu_s.ph.qbr", "d,s,t", 0x7c0001d0, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,            D32   },
{"muleu_s.qh.obl", "d,s,t", 0x7c000194, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,            D64   },
{"muleu_s.qh.obr", "d,s,t", 0x7c0001d4, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,            D64   },
{"mulq_rs.ph", "d,s,t", 0x7c0007d0, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,          D32   },
{"mulq_rs.qh", "d,s,t", 0x7c0007d4, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,          D64   },
{"mulsaq_s.l.pw", "7,s,t", 0x7c0003b4, 0xfc00e7ff, MOD_a|RD_s|RD_t,     0,          D64   },
{"mulsaq_s.w.ph", "7,s,t", 0x7c0001b0, 0xfc00e7ff, MOD_a|RD_s|RD_t,     0,          D32   },
{"mulsaq_s.w.qh", "7,s,t", 0x7c0001b4, 0xfc00e7ff, MOD_a|RD_s|RD_t,     0,          D64   },
{"packrl.ph", "d,s,t",  0x7c000391, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"packrl.pw", "d,s,t",  0x7c000395, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"pick.ob", "d,s,t",    0x7c0000d5, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"pick.ph", "d,s,t",    0x7c0002d1, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"pick.pw", "d,s,t",    0x7c0004d5, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"pick.qb", "d,s,t",    0x7c0000d1, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"pick.qh", "d,s,t",    0x7c0002d5, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"preceq.pw.qhla", "d,t", 0x7c000396, 0xffe007ff, WR_d|RD_t,            0,          D64   },
{"preceq.pw.qhl", "d,t", 0x7c000316, 0xffe007ff, WR_d|RD_t,       0,          D64   },
{"preceq.pw.qhra", "d,t", 0x7c0003d6, 0xffe007ff, WR_d|RD_t,            0,          D64   },
{"preceq.pw.qhr", "d,t", 0x7c000356, 0xffe007ff, WR_d|RD_t,       0,          D64   },
{"preceq.s.l.pwl", "d,t", 0x7c000516, 0xffe007ff, WR_d|RD_t,            0,          D64   },
{"preceq.s.l.pwr", "d,t", 0x7c000556, 0xffe007ff, WR_d|RD_t,            0,          D64   },
{"precequ.ph.qbla", "d,t", 0x7c000192, 0xffe007ff, WR_d|RD_t,           0,          D32   },
{"precequ.ph.qbl", "d,t", 0x7c000112, 0xffe007ff, WR_d|RD_t,            0,          D32   },
{"precequ.ph.qbra", "d,t", 0x7c0001d2, 0xffe007ff, WR_d|RD_t,           0,          D32   },
{"precequ.ph.qbr", "d,t", 0x7c000152, 0xffe007ff, WR_d|RD_t,            0,          D32   },
{"precequ.pw.qhla", "d,t", 0x7c000196, 0xffe007ff, WR_d|RD_t,           0,          D64   },
{"precequ.pw.qhl", "d,t", 0x7c000116, 0xffe007ff, WR_d|RD_t,            0,          D64   },
{"precequ.pw.qhra", "d,t", 0x7c0001d6, 0xffe007ff, WR_d|RD_t,           0,          D64   },
{"precequ.pw.qhr", "d,t", 0x7c000156, 0xffe007ff, WR_d|RD_t,            0,          D64   },
{"preceq.w.phl", "d,t", 0x7c000312, 0xffe007ff, WR_d|RD_t,        0,          D32   },
{"preceq.w.phr", "d,t", 0x7c000352, 0xffe007ff, WR_d|RD_t,        0,          D32   },
{"preceu.ph.qbla", "d,t", 0x7c000792, 0xffe007ff, WR_d|RD_t,            0,          D32   },
{"preceu.ph.qbl", "d,t", 0x7c000712, 0xffe007ff, WR_d|RD_t,       0,          D32   },
{"preceu.ph.qbra", "d,t", 0x7c0007d2, 0xffe007ff, WR_d|RD_t,            0,          D32   },
{"preceu.ph.qbr", "d,t", 0x7c000752, 0xffe007ff, WR_d|RD_t,       0,          D32   },
{"preceu.qh.obla", "d,t", 0x7c000796, 0xffe007ff, WR_d|RD_t,            0,          D64   },
{"preceu.qh.obl", "d,t", 0x7c000716, 0xffe007ff, WR_d|RD_t,       0,          D64   },
{"preceu.qh.obra", "d,t", 0x7c0007d6, 0xffe007ff, WR_d|RD_t,            0,          D64   },
{"preceu.qh.obr", "d,t", 0x7c000756, 0xffe007ff, WR_d|RD_t,       0,          D64   },
{"precrq.ob.qh", "d,s,t", 0x7c000315, 0xfc0007ff, WR_d|RD_s|RD_t, 0,          D64   },
{"precrq.ph.w", "d,s,t", 0x7c000511, 0xfc0007ff, WR_d|RD_s|RD_t,  0,          D32   },
{"precrq.pw.l", "d,s,t", 0x7c000715, 0xfc0007ff, WR_d|RD_s|RD_t,  0,          D64   },
{"precrq.qb.ph", "d,s,t", 0x7c000311, 0xfc0007ff, WR_d|RD_s|RD_t, 0,          D32   },
{"precrq.qh.pw", "d,s,t", 0x7c000515, 0xfc0007ff, WR_d|RD_s|RD_t, 0,          D64   },
{"precrq_rs.ph.w", "d,s,t", 0x7c000551, 0xfc0007ff, WR_d|RD_s|RD_t,     0,          D32   },
{"precrq_rs.qh.pw", "d,s,t", 0x7c000555, 0xfc0007ff, WR_d|RD_s|RD_t,    0,          D64   },
{"precrqu_s.ob.qh", "d,s,t", 0x7c0003d5, 0xfc0007ff, WR_d|RD_s|RD_t,    0,          D64   },
{"precrqu_s.qb.ph", "d,s,t", 0x7c0003d1, 0xfc0007ff, WR_d|RD_s|RD_t,    0,          D32   },
{"raddu.l.ob", "d,s",   0x7c000514, 0xfc1f07ff, WR_d|RD_s,        0,          D64   },
{"raddu.w.qb", "d,s",   0x7c000510, 0xfc1f07ff, WR_d|RD_s,        0,          D32   },
{"rddsp",   "d",  0x7fff04b8, 0xffff07ff, WR_d,             0,          D32   },
{"rddsp",   "d,'",      0x7c0004b8, 0xffc007ff, WR_d,             0,          D32   },
{"repl.ob", "d,5",      0x7c000096, 0xff0007ff, WR_d,             0,          D64   },
{"repl.ph", "d,@",      0x7c000292, 0xfc0007ff, WR_d,             0,          D32   },
{"repl.pw", "d,@",      0x7c000496, 0xfc0007ff, WR_d,             0,          D64   },
{"repl.qb", "d,5",      0x7c000092, 0xff0007ff, WR_d,             0,          D32   },
{"repl.qh", "d,@",      0x7c000296, 0xfc0007ff, WR_d,             0,          D64   },
{"replv.ob", "d,t",     0x7c0000d6, 0xffe007ff, WR_d|RD_t,        0,          D64   },
{"replv.ph", "d,t",     0x7c0002d2, 0xffe007ff, WR_d|RD_t,        0,          D32   },
{"replv.pw", "d,t",     0x7c0004d6, 0xffe007ff, WR_d|RD_t,        0,          D64   },
{"replv.qb", "d,t",     0x7c0000d2, 0xffe007ff, WR_d|RD_t,        0,          D32   },
{"replv.qh", "d,t",     0x7c0002d6, 0xffe007ff, WR_d|RD_t,        0,          D64   },
{"shilo",   "7,0",      0x7c0006b8, 0xfc0fe7ff, MOD_a,                  0,          D32   },
{"shilov",  "7,s",      0x7c0006f8, 0xfc1fe7ff, MOD_a|RD_s,       0,          D32   },
{"shll.ob", "d,t,3",    0x7c000017, 0xff0007ff, WR_d|RD_t,        0,          D64   },
{"shll.ph", "d,t,4",    0x7c000213, 0xfe0007ff, WR_d|RD_t,        0,          D32   },
{"shll.pw", "d,t,6",    0x7c000417, 0xfc0007ff, WR_d|RD_t,        0,          D64   },
{"shll.qb", "d,t,3",    0x7c000013, 0xff0007ff, WR_d|RD_t,        0,          D32   },
{"shll.qh", "d,t,4",    0x7c000217, 0xfe0007ff, WR_d|RD_t,        0,          D64   },
{"shll_s.ph", "d,t,4",  0x7c000313, 0xfe0007ff, WR_d|RD_t,        0,          D32   },
{"shll_s.pw", "d,t,6",  0x7c000517, 0xfc0007ff, WR_d|RD_t,        0,          D64   },
{"shll_s.qh", "d,t,4",  0x7c000317, 0xfe0007ff, WR_d|RD_t,        0,          D64   },
{"shll_s.w", "d,t,6",   0x7c000513, 0xfc0007ff, WR_d|RD_t,        0,          D32   },
{"shllv.ob", "d,t,s",   0x7c000097, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"shllv.ph", "d,t,s",   0x7c000293, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"shllv.pw", "d,t,s",   0x7c000497, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"shllv.qb", "d,t,s",   0x7c000093, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"shllv.qh", "d,t,s",   0x7c000297, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"shllv_s.ph", "d,t,s", 0x7c000393, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"shllv_s.pw", "d,t,s", 0x7c000597, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"shllv_s.qh", "d,t,s", 0x7c000397, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"shllv_s.w", "d,t,s",  0x7c000593, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"shra.ph", "d,t,4",    0x7c000253, 0xfe0007ff, WR_d|RD_t,        0,          D32   },
{"shra.pw", "d,t,6",    0x7c000457, 0xfc0007ff, WR_d|RD_t,        0,          D64   },
{"shra.qh", "d,t,4",    0x7c000257, 0xfe0007ff, WR_d|RD_t,        0,          D64   },
{"shra_r.ph", "d,t,4",  0x7c000353, 0xfe0007ff, WR_d|RD_t,        0,          D32   },
{"shra_r.pw", "d,t,6",  0x7c000557, 0xfc0007ff, WR_d|RD_t,        0,          D64   },
{"shra_r.qh", "d,t,4",  0x7c000357, 0xfe0007ff, WR_d|RD_t,        0,          D64   },
{"shra_r.w", "d,t,6",   0x7c000553, 0xfc0007ff, WR_d|RD_t,        0,          D32   },
{"shrav.ph", "d,t,s",   0x7c0002d3, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"shrav.pw", "d,t,s",   0x7c0004d7, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"shrav.qh", "d,t,s",   0x7c0002d7, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"shrav_r.ph", "d,t,s", 0x7c0003d3, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"shrav_r.pw", "d,t,s", 0x7c0005d7, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"shrav_r.qh", "d,t,s", 0x7c0003d7, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"shrav_r.w", "d,t,s",  0x7c0005d3, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"shrl.ob", "d,t,3",    0x7c000057, 0xff0007ff, WR_d|RD_t,        0,          D64   },
{"shrl.qb", "d,t,3",    0x7c000053, 0xff0007ff, WR_d|RD_t,        0,          D32   },
{"shrlv.ob", "d,t,s",   0x7c0000d7, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"shrlv.qb", "d,t,s",   0x7c0000d3, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"subq.ph", "d,s,t",    0x7c0002d0, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"subq.pw", "d,s,t",    0x7c0004d4, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"subq.qh", "d,s,t",    0x7c0002d4, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"subq_s.ph", "d,s,t",  0x7c0003d0, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"subq_s.pw", "d,s,t",  0x7c0005d4, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"subq_s.qh", "d,s,t",  0x7c0003d4, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"subq_s.w", "d,s,t",   0x7c0005d0, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"subu.ob", "d,s,t",    0x7c000054, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"subu.qb", "d,s,t",    0x7c000050, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"subu_s.ob", "d,s,t",  0x7c000154, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D64   },
{"subu_s.qb", "d,s,t",  0x7c000150, 0xfc0007ff, WR_d|RD_s|RD_t,         0,          D32   },
{"wrdsp",   "s",  0x7c1ffcf8, 0xfc1fffff, RD_s|DSP_VOLA,          0,          D32   },
{"wrdsp",   "s,8",      0x7c0004f8, 0xfc1e07ff, RD_s|DSP_VOLA,          0,          D32   },
/* MIPS DSP ASE Rev2 */
{"absq_s.qb", "d,t",    0x7c000052, 0xffe007ff, WR_d|RD_t,              0,              D33     },
{"addu.ph", "d,s,t",    0x7c000210, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33     },
{"addu_s.ph", "d,s,t",  0x7c000310, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33     },
{"adduh.qb", "d,s,t",   0x7c000018, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33     },
{"adduh_r.qb", "d,s,t", 0x7c000098, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33     },
{"append",  "t,s,h",    0x7c000031, 0xfc0007ff, WR_t|RD_t|RD_s,         0,              D33     },
{"balign",  "t,s,I",    0,    (int) M_BALIGN,   INSN_MACRO,             0,              D33     },
{"balign",  "t,s,2",    0x7c000431, 0xfc00e7ff, WR_t|RD_t|RD_s,         0,              D33     },
{"cmpgdu.eq.qb", "d,s,t", 0x7c000611, 0xfc0007ff, WR_d|RD_s|RD_t,       0,              D33     },
{"cmpgdu.lt.qb", "d,s,t", 0x7c000651, 0xfc0007ff, WR_d|RD_s|RD_t,       0,              D33     },
{"cmpgdu.le.qb", "d,s,t", 0x7c000691, 0xfc0007ff, WR_d|RD_s|RD_t,       0,              D33     },
{"dpa.w.ph", "7,s,t",   0x7c000030, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,              D33     },
{"dps.w.ph", "7,s,t",   0x7c000070, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,              D33     },
{"mul.ph",  "d,s,t",    0x7c000318, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,              D33     },
{"mul_s.ph", "d,s,t",   0x7c000398, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,              D33     },
{"mulq_rs.w", "d,s,t",  0x7c0005d8, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,              D33     },
{"mulq_s.ph", "d,s,t",  0x7c000790, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,              D33     },
{"mulq_s.w", "d,s,t",   0x7c000598, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0,              D33     },
{"mulsa.w.ph", "7,s,t", 0x7c0000b0, 0xfc00e7ff, MOD_a|RD_s|RD_t,        0,              D33     },
{"precr.qb.ph", "d,s,t", 0x7c000351, 0xfc0007ff, WR_d|RD_s|RD_t,        0,              D33     },
{"precr_sra.ph.w", "t,s,h", 0x7c000791, 0xfc0007ff, WR_t|RD_t|RD_s,     0,              D33     },
{"precr_sra_r.ph.w", "t,s,h", 0x7c0007d1, 0xfc0007ff, WR_t|RD_t|RD_s,   0,              D33     },
{"prepend", "t,s,h",    0x7c000071, 0xfc0007ff, WR_t|RD_t|RD_s,         0,              D33     },
{"shra.qb", "d,t,3",    0x7c000113, 0xff0007ff, WR_d|RD_t,              0,              D33     },
{"shra_r.qb", "d,t,3",  0x7c000153, 0xff0007ff, WR_d|RD_t,              0,              D33     },
{"shrav.qb", "d,t,s",   0x7c000193, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33     },
{"shrav_r.qb", "d,t,s", 0x7c0001d3, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33     },
{"shrl.ph", "d,t,4",    0x7c000653, 0xfe0007ff, WR_d|RD_t,              0,              D33     },
{"shrlv.ph", "d,t,s",   0x7c0006d3, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33     },
{"subu.ph", "d,s,t",    0x7c000250, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33     },
{"subu_s.ph", "d,s,t",  0x7c000350, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33     },
{"subuh.qb", "d,s,t",   0x7c000058, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33     },
{"subuh_r.qb", "d,s,t", 0x7c0000d8, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33     },
{"addqh.ph", "d,s,t",   0x7c000218, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33     },
{"addqh_r.ph", "d,s,t", 0x7c000298, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33     },
{"addqh.w", "d,s,t",    0x7c000418, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33     },
{"addqh_r.w", "d,s,t",  0x7c000498, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33     },
{"subqh.ph", "d,s,t",   0x7c000258, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33     },
{"subqh_r.ph", "d,s,t", 0x7c0002d8, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33     },
{"subqh.w", "d,s,t",    0x7c000458, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33     },
{"subqh_r.w", "d,s,t",  0x7c0004d8, 0xfc0007ff, WR_d|RD_s|RD_t,         0,              D33     },
{"dpax.w.ph", "7,s,t",  0x7c000230, 0xfc00e7ff, MOD_a|RD_s|RD_t,  0,              D33     },
{"dpsx.w.ph", "7,s,t",  0x7c000270, 0xfc00e7ff, MOD_a|RD_s|RD_t,  0,              D33     },
{"dpaqx_s.w.ph", "7,s,t", 0x7c000630, 0xfc00e7ff, MOD_a|RD_s|RD_t,      0,              D33     },
{"dpaqx_sa.w.ph", "7,s,t", 0x7c0006b0, 0xfc00e7ff, MOD_a|RD_s|RD_t,     0,              D33     },
{"dpsqx_s.w.ph", "7,s,t", 0x7c000670, 0xfc00e7ff, MOD_a|RD_s|RD_t,      0,              D33     },
{"dpsqx_sa.w.ph", "7,s,t", 0x7c0006f0, 0xfc00e7ff, MOD_a|RD_s|RD_t,     0,              D33     },
/* Move bc0* after mftr and mttr to avoid opcode collision.  */
{"bc0f",    "p",  0x41000000, 0xffff0000, CBD|RD_CC,        0,          I1    },
{"bc0fl",   "p",  0x41020000, 0xffff0000, CBL|RD_CC,        0,          I2|T3 },
{"bc0t",    "p",  0x41010000, 0xffff0000, CBD|RD_CC,        0,          I1    },
{"bc0tl",   "p",  0x41030000, 0xffff0000, CBL|RD_CC,        0,          I2|T3 },
/* ST Microelectronics Loongson-2E and -2F.  */
{"faddu",   "D,V,T",    0x45800000, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2E },
{"for",     "D,V,T",    0x45a00000, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2E },
{"fadd",    "D,V,T",    0x45c00000, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2E },
{"fdadd",   "D,V,T",    0x45e00000, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2E },
{"fsubu",   "D,V,T",    0x45800001, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2E },
{"fsub",    "D,V,T",    0x45c00001, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2E },
{"fdsub",   "D,V,T",    0x45e00001, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2E },
{"fsll",    "D,V,T",    0x45800002, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2E },
{"fdsll",   "D,V,T",    0x45a00002, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2E },
{"fxor",    "D,V,T",    0x47800002, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2E },
{"fnor",    "D,V,T",    0x47a00002, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2E },
{"fand",    "D,V,T",    0x47c00002, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2E },
{"fsrl",    "D,V,T",    0x45800003, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2E },
{"fdsrl",   "D,V,T",    0x45a00003, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2E },
{"fsra",    "D,V,T",    0x45c00003, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2E },
{"fdsra",   "D,V,T",    0x45e00003, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2E },
{"fseq",    "S,T",      0x46800032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0, IL2E },
{"fseq1",   "S,T",      0x46a00032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0, IL2E },
{"fsltu",   "S,T",      0x4680003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0, IL2E },
{"fslt",    "S,T",      0x46a0003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0, IL2E },
{"fsleu",   "S,T",      0x4680003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0, IL2E },
{"fsle",    "S,T",      0x46a0003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0, IL2E },
/* loongson 2f */
{"faddu",   "D,V,T",    0x45800000, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2F },
{"for",     "D,V,T",    0x45a00000, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2F },
{"fadd",    "D,V,T",    0x45c00000, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2F },
{"fdadd",   "D,V,T",    0x45e00000, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2F },
{"fsubu",   "D,V,T",    0x45800001, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2F },
{"fsub",    "D,V,T",    0x45c00001, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2F },
{"fdsub",   "D,V,T",    0x45e00001, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2F },
{"fsll",    "D,V,T",    0x45800002, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2F },
{"fdsll",   "D,V,T",    0x45a00002, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2F },
{"fxor",    "D,V,T",    0x47800002, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2F },
{"fnor",    "D,V,T",    0x47a00002, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2F },
{"fand",    "D,V,T",    0x47c00002, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2F },
{"fsrl",    "D,V,T",    0x45800003, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2F },
{"fdsrl",   "D,V,T",    0x45a00003, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2F },
{"fsra",    "D,V,T",    0x45c00003, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2F },
{"fdsra",   "D,V,T",    0x45e00003, 0xffe0003f, WR_D|RD_S|RD_T|FP_D,    0, IL2F },
{"fseq",    "S,T",      0x46800032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0, IL2F },
{"fseq1",   "S,T",      0x46a00032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0, IL2F },
{"fsltu",   "S,T",      0x4680003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0, IL2F },
{"fslt",    "S,T",      0x46a0003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0, IL2F },
{"fsleu",   "S,T",      0x4680003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0, IL2F },
{"fsle",    "S,T",      0x46a0003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0, IL2F },
/* loongson2 paired single */
{"add.gps",     "D,V,T",        0x45600000,     0xffe0003f,     WR_D|RD_S|RD_T|FP_D,  0, IL2E },
{"sub.gps",     "D,V,T",        0x45600001,     0xffe0003f,     WR_D|RD_S|RD_T|FP_D,  0, IL2E },
{"mul.gps",     "D,V,T",        0x45600002,     0xffe0003f,     WR_D|RD_S|RD_T|FP_D,  0, IL2E },
{"abs.gps",     "D,V",          0x45600005,     0xffff003f,     WR_D|RD_S|FP_D,       0, IL2E },
{"mov.gps",     "D,S",          0x45600006,     0xffff003f,     WR_D|RD_S|FP_D,       0, IL2E },
{"neg.gps",     "D,V",          0x45600007,     0xffff003f,     WR_D|RD_S|FP_D,       0, IL2E },
{"c.f.gps",     "S,T",          0x45600030,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D, 0, IL2E },
{"c.un.gps",    "S,T",          0x45600031,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D, 0, IL2E },
{"c.eq.gps",    "S,T",          0x45600032,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D, 0, IL2E },
{"c.ueq.gps",   "S,T",          0x45600033,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D, 0, IL2E },
{"c.olt.gps",   "S,T",          0x45600034,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D, 0, IL2E },
{"c.ult.gps",   "S,T",          0x45600035,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D, 0, IL2E },
{"c.ole.gps",   "S,T",          0x45600036,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D, 0, IL2E },
{"c.ule.gps",   "S,T",          0x45600037,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D, 0, IL2E },
{"c.sf.gps",    "S,T",          0x45600038,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D, 0, IL2E },
{"c.ngle.gps",  "S,T",          0x45600039,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D, 0, IL2E },
{"c.ngle.gps",  "S,T",          0x45600039,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D, 0, IL2E },
{"c.seq.gps",   "S,T",          0x4560003a,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D, 0, IL2E },
{"c.ngl.gps",   "S,T",          0x4560003b,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D, 0, IL2E },
{"c.lt.gps",    "S,T",          0x4560003c,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D, 0, IL2E },
{"c.nge.gps",   "S,T",          0x4560003d,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D, 0, IL2E },
{"c.le.gps",    "S,T",          0x4560003e,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D, 0, IL2E },
{"c.ngt.gps",   "S,T",          0x4560003f,     0xffe007ff,     RD_S|RD_T|WR_CC|FP_D, 0, IL2E },

{"mult.g",  "d,s,t",    0x7c000018, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2E  },
{"mult.g",  "d,s,t",    0x70000010, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2F  },
{"multu.g", "d,s,t",    0x7c000019, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2E  },
{"multu.g", "d,s,t",    0x70000012, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2F  },
{"dmult.g", "d,s,t",    0x7c00001c, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2E  },
{"dmult.g", "d,s,t",    0x70000011, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2F  },
{"dmultu.g",      "d,s,t",    0x7c00001d, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2E  },
{"dmultu.g",      "d,s,t",    0x70000013, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2F  },
{"div.g",   "d,s,t",    0x7c00001a, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2E  },
{"div.g",   "d,s,t",    0x70000014, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2F  },
{"divu.g",  "d,s,t",    0x7c00001b, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2E  },
{"divu.g",  "d,s,t",    0x70000016, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2F  },
{"ddiv.g",  "d,s,t",    0x7c00001e, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2E  },
{"ddiv.g",  "d,s,t",    0x70000015, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2F  },
{"ddivu.g", "d,s,t",    0x7c00001f, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2E  },
{"ddivu.g", "d,s,t",    0x70000017, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2F  },
{"mod.g",   "d,s,t",    0x7c000022, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2E  },
{"mod.g",   "d,s,t",    0x7000001c, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2F  },
{"modu.g",  "d,s,t",    0x7c000023, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2E  },
{"modu.g",  "d,s,t",    0x7000001e, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2F  },
{"dmod.g",  "d,s,t",    0x7c000026, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2E  },
{"dmod.g",  "d,s,t",    0x7000001d, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2F  },
{"dmodu.g", "d,s,t",    0x7c000027, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2E  },
{"dmodu.g", "d,s,t",    0x7000001f, 0xfc0007ff, RD_s|RD_t|WR_d,   0,    IL2F  },
{"packsshb",      "D,S,T",    0x47400002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"packsshb",      "D,S,T",    0x4b400002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"packsswh",      "D,S,T",    0x47200002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"packsswh",      "D,S,T",    0x4b200002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"packushb",      "D,S,T",    0x47600002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"packushb",      "D,S,T",    0x4b600002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"paddb",   "D,S,T",    0x47c00000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"paddb",   "D,S,T",    0x4bc00000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"paddh",   "D,S,T",    0x47400000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"paddh",   "D,S,T",    0x4b400000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"paddw",   "D,S,T",    0x47600000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"paddw",   "D,S,T",    0x4b600000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"paddd",   "D,S,T",    0x47e00000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"paddd",   "D,S,T",    0x4be00000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"paddsb",  "D,S,T",    0x47800000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"paddsb",  "D,S,T",    0x4b800000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"paddsh",  "D,S,T",    0x47000000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"paddsh",  "D,S,T",    0x4b000000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"paddusb", "D,S,T",    0x47a00000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"paddusb", "D,S,T",    0x4ba00000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"paddush", "D,S,T",    0x47200000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"paddush", "D,S,T",    0x4b200000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pandn",   "D,S,T",    0x47e00002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pandn",   "D,S,T",    0x4be00002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pavgb",   "D,S,T",    0x46600000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pavgb",   "D,S,T",    0x4b200008, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pavgh",   "D,S,T",    0x46400000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pavgh",   "D,S,T",    0x4b000008, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pcmpeqb", "D,S,T",    0x46c00001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pcmpeqb", "D,S,T",    0x4b800009, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pcmpeqh", "D,S,T",    0x46800001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pcmpeqh", "D,S,T",    0x4b400009, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pcmpeqw", "D,S,T",    0x46400001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pcmpeqw", "D,S,T",    0x4b000009, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pcmpgtb", "D,S,T",    0x46e00001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pcmpgtb", "D,S,T",    0x4ba00009, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pcmpgth", "D,S,T",    0x46a00001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pcmpgth", "D,S,T",    0x4b600009, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pcmpgtw", "D,S,T",    0x46600001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pcmpgtw", "D,S,T",    0x4b200009, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pextrh",  "D,S,T",    0x45c00002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pextrh",  "D,S,T",    0x4b40000e, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pinsrh_0",      "D,S,T",    0x47800003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pinsrh_0",      "D,S,T",    0x4b800003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pinsrh_1",      "D,S,T",    0x47a00003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pinsrh_1",      "D,S,T",    0x4ba00003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pinsrh_2",      "D,S,T",    0x47c00003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pinsrh_2",      "D,S,T",    0x4bc00003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pinsrh_3",      "D,S,T",    0x47e00003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pinsrh_3",      "D,S,T",    0x4be00003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pmaddhw", "D,S,T",    0x45e00002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pmaddhw", "D,S,T",    0x4b60000e, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pmaxsh",  "D,S,T",    0x46800000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pmaxsh",  "D,S,T",    0x4b400008, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pmaxub",  "D,S,T",    0x46c00000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pmaxub",  "D,S,T",    0x4b800008, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pminsh",  "D,S,T",    0x46a00000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pminsh",  "D,S,T",    0x4b600008, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pminub",  "D,S,T",    0x46e00000, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pminub",  "D,S,T",    0x4ba00008, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pmovmskb",      "D,S",            0x46a00005, 0xffff003f, RD_S|WR_D|FP_D,   0,    IL2E  },
{"pmovmskb",      "D,S",            0x4ba0000f, 0xffff003f, RD_S|WR_D|FP_D,   0,    IL2F  },
{"pmulhuh", "D,S,T",    0x46e00002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pmulhuh", "D,S,T",    0x4ba0000a, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pmulhh",  "D,S,T",    0x46a00002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pmulhh",  "D,S,T",    0x4b60000a, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pmullh",  "D,S,T",    0x46800002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pmullh",  "D,S,T",    0x4b40000a, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pmuluw",  "D,S,T",    0x46c00002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pmuluw",  "D,S,T",    0x4b80000a, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"pasubub", "D,S,T",    0x45a00001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pasubub", "D,S,T",    0x4b20000d, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"biadd",   "D,S",            0x46800005, 0xffff003f, RD_S|WR_D|FP_D,   0,    IL2E  },
{"biadd",   "D,S",            0x4b80000f, 0xffff003f, RD_S|WR_D|FP_D,   0,    IL2F  },
{"pshufh",  "D,S,T",    0x47000002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"pshufh",  "D,S,T",    0x4b000002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"psllh",   "D,S,T",    0x46600002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"psllh",   "D,S,T",    0x4b20000a, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"psllw",   "D,S,T",    0x46400002, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"psllw",   "D,S,T",    0x4b00000a, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"psrah",   "D,S,T",    0x46a00003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"psrah",   "D,S,T",    0x4b60000b, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"psraw",   "D,S,T",    0x46800003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"psraw",   "D,S,T",    0x4b40000b, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"psrlh",   "D,S,T",    0x46600003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"psrlh",   "D,S,T",    0x4b20000b, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"psrlw",   "D,S,T",    0x46400003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"psrlw",   "D,S,T",    0x4b00000b, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"psubb",   "D,S,T",    0x47c00001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"psubb",   "D,S,T",    0x4bc00001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"psubh",   "D,S,T",    0x47400001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"psubh",   "D,S,T",    0x4b400001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"psubw",   "D,S,T",    0x47600001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"psubw",   "D,S,T",    0x4b600001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"psubd",   "D,S,T",    0x47e00001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"psubd",   "D,S,T",    0x4be00001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"psubsb",  "D,S,T",    0x47800001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"psubsb",  "D,S,T",    0x4b800001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"psubsh",  "D,S,T",    0x47000001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"psubsh",  "D,S,T",    0x4b000001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"psubusb", "D,S,T",    0x47a00001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"psubusb", "D,S,T",    0x4ba00001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"psubush", "D,S,T",    0x47200001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"psubush", "D,S,T",    0x4b200001, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"punpckhbh",     "D,S,T",    0x47600003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"punpckhbh",     "D,S,T",    0x4b600003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"punpckhhw",     "D,S,T",    0x47200003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"punpckhhw",     "D,S,T",    0x4b200003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"punpckhwd",     "D,S,T",    0x46e00003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"punpckhwd",     "D,S,T",    0x4ba0000b, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"punpcklbh",     "D,S,T",    0x47400003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"punpcklbh",     "D,S,T",    0x4b400003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"punpcklhw",     "D,S,T",    0x47000003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"punpcklhw",     "D,S,T",    0x4b000003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"punpcklwd",     "D,S,T",    0x46c00003, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2E  },
{"punpcklwd",     "D,S,T",    0x4b80000b, 0xffe0003f, RD_S|RD_T|WR_D|FP_D,    0,    IL2F  },
{"sequ",    "S,T",            0x46800032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,    IL2E  },
{"sequ",    "S,T",            0x4b80000c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D,   0,    IL2F  },
/* No hazard protection on coprocessor instructions--they shouldn't
   change the state of the processor and if they do it's up to the
   user to put in nops as necessary.  These are at the end so that the
   disassembler recognizes more specific versions first.  */
{"c0",      "C",  0x42000000, 0xfe000000, 0,                0,          I1    },
{"c1",      "C",  0x46000000, 0xfe000000, 0,                0,          I1    },
{"c2",      "C",  0x4a000000, 0xfe000000, 0,                0,          I1    },
{"c3",      "C",  0x4e000000, 0xfe000000, 0,                0,          I1    },
{"cop0",     "C", 0,    (int) M_COP0,     INSN_MACRO,       0,          I1    },
{"cop1",     "C", 0,    (int) M_COP1,     INSN_MACRO,       0,          I1    },
{"cop2",     "C", 0,    (int) M_COP2,     INSN_MACRO,       0,          I1    },
{"cop3",     "C", 0,    (int) M_COP3,     INSN_MACRO,       0,          I1    }
};

#define MIPS_NUM_OPCODES \
      ((sizeof mips_builtin_opcodes) / (sizeof (mips_builtin_opcodes[0])))
const int bfd_mips_num_builtin_opcodes = MIPS_NUM_OPCODES;

/* const removed from the following to allow for dynamic extensions to the
 * built-in instruction set. */
struct mips_opcode *mips_opcodes =
  (struct mips_opcode *) mips_builtin_opcodes;
int bfd_mips_num_opcodes = MIPS_NUM_OPCODES;
#undef MIPS_NUM_OPCODES

Generated by  Doxygen 1.6.0   Back to index